AT91SAM7S256D-AU Atmel, AT91SAM7S256D-AU Datasheet - Page 674

no-image

AT91SAM7S256D-AU

Manufacturer Part Number
AT91SAM7S256D-AU
Description
ARM Microcontrollers - MCU 256K Flash SRAM 64K ARM based MCU
Manufacturer
Atmel
Series
SAM7S256r
Datasheet

Specifications of AT91SAM7S256D-AU

Rohs
yes
Core
ARM
Processor Series
AT91SAM
Data Bus Width
16 bit/32 bit
Maximum Clock Frequency
55 MHz
Program Memory Size
256 KB
Data Ram Size
64 KB
On-chip Adc
Yes
Operating Supply Voltage
3 V to 3.6 V
Operating Temperature Range
- 40 C to + 85 C
Package / Case
LQFP-64
Mounting Style
SMD/SMT
Interface Type
2-Wire, I2S, SPI, USART
Length
7 mm

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT91SAM7S256D-AU
Manufacturer:
ATMEL
Quantity:
101
Part Number:
AT91SAM7S256D-AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT91SAM7S256D-AU-999
Manufacturer:
Atmel
Quantity:
10 000
40.14 SAM7S128 Errata - Revision C Parts
40.14.1
40.14.1.1
40.14.2
40.14.2.1
40.14.2.2
40.14.3
40.14.3.1
Refer to
Note: AT91SAM7S128 Revision C chip ID is 0x270A 0742.
The embedded Flash maximum access time is 20 MHz (instead of 30 MHz) at zero Wait State (FWS = 0).
The maximum operating frequency with one Wait State (FWS = 1) is 48.1 MHz (instead of 55 MHz). Above 48.1
MHz and up to 55 MHz, two Wait States (FWS = 2) are required.
Set the number of Wait States (FWS) according to the frequency requirements described in this errata.
When NRST or PA0-PA16 or PA21-PA31 are set as digital inputs with pull-up enabled, the voltage of the I/O stabi-
lizes at VPull-up.
Vpull-up
This condition causes a leakage through VDDIO. This leakage is 45 µA per pad in worst case at 3.3 V, and 25 µA
at 1.8V.
I Leakage
It is recommended to use an external pull-up if needed.
When NRST or PA0-PA16 and or PA21-PA31 are set as digital inputs with pull-up enabled, driving the I/O with an
output impedance higher than 500 ohms may not drive the I/O to a logical zero.
Output impedance must be lower than 500 ohms.
If the Channel Counter Register value is 0 or 1, the Channel Period Register or Channel Duty Cycle Register is
directly modified when writing the Channel Update Register.
Check the Channel Counter Register before writing the update register.
VPull-up Min
VDDIO - 0.65 V
Parameter
I Leakage at 3,3V
I Leakage at 1.8V
Embedded Flash Controller (EFC)
Parallel Input/Output Controller (PIO)
Pulse Width Modulation Controller (PWM)
Problem Fix/Workaround
Problem Fix/Workaround
Problem Fix/Workaround
Problem Fix/Workaround
EFC: Embedded Flash Access Time 1
PIO: Electrical Characteristics on NRST and PA0-PA16 and PA21-31
PIO: Drive Low NRST, PA0-PA16 and PA21-PA31
PWM: Update when PWM_CCNTx = 0 or 1
Section 40.1 “Marking” on page
VPull-up Max
VDDIO - 0.45 V
Typ
2.5
1
µA
µA
Max
45
25
µA
µA
595.
SAM7S Series [DATASHEET]
6175M–ATARM–26-Oct-12
674

Related parts for AT91SAM7S256D-AU