LTC3829EFE#PBF Linear Technology, LTC3829EFE#PBF Datasheet - Page 31

IC BUCK SYNC ADJ 38TSSOP

LTC3829EFE#PBF

Manufacturer Part Number
LTC3829EFE#PBF
Description
IC BUCK SYNC ADJ 38TSSOP
Manufacturer
Linear Technology
Type
Step-Down (Buck)r
Datasheet

Specifications of LTC3829EFE#PBF

Internal Switch(s)
No
Synchronous Rectifier
Yes
Number Of Outputs
1
Voltage - Output
0.6 ~ 5 V
Frequency - Switching
250kHz ~ 770kHz
Voltage - Input
4.5 ~ 38 V
Operating Temperature
-40°C ~ 125°C
Mounting Type
Surface Mount
Package / Case
38-TSSOP Exposed Pad, 38-eTSSOP, 38-HTSSOP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Current - Output
-
Power - Output
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LTC3829EFE#PBF
Manufacturer:
LT
Quantity:
1 383
applicaTions inForMaTion
Fault Conditions: Current Limit and Current Foldback
The LTC3829 includes current foldback to help limit load
current when the output is shorted to ground. If the out-
put falls below 50% of its nominal output level, then the
maximum sense voltage is progressively lowered from its
maximum programmed value to one-third of the maximum
value. Foldback current limiting is disabled during the
soft-start or tracking up. Under short-circuit conditions
with very low duty cycles, the LTC3829 will begin cycle
skipping in order to limit the short-circuit current. In this
situation the bottom MOSFET will be dissipating most of
the power but less than in normal operation. The short
circuit ripple current is determined by the minimum on-
time t
and inductor value:
The resulting short-circuit current is:
Phase-Locked Loop and Frequency Synchronization
The LTC3829 has a phase-locked loop (PLL) comprised of
an internal voltage-controlled oscillator (VCO) and a phase
detector. This allows the turn-on of the top MOSFET of
controller 1 to be locked to the rising edge of an external
clock signal applied to the PLLIN pin. The turn-on of the
second phases’ top MOSFETs is thus 120° out of phase
with the external clock and so on. The phase detector is
an edge sensitive digital type that provides zero degrees
phase shift between the external and internal oscillators.
This type of phase detector does not exhibit false lock to
harmonics of the external clock.
I
∆I
SC
L SC
ON(MIN)
(
=
)
1 3
=
/
t
ON MIN
of the LTC3829 (≈90ns), the input voltage
V
R
SENSE MAX
(
SENSE
)
(
V
L
IN
)
2
1
I
L SC
(
)
3
The output of the phase detector is a pair of complementary
current sources that charge or discharge the internal filter
network. There is a precision 10µA of current flowing out
of FREQ pin. This allows the user to use a single resistor to
SGND to set the switching frequency when no external clock
is applied to the PLLIN pin. The internal switch between
the FREQ pin and the integrated PLL filter network is on,
allowing the filter network to be pre-charged at the same
voltage as of the FREQ pin. The relationship between the
voltage on the FREQ pin and operating frequency is shown
in Figure 15 and specified in the Electrical Characteristics
table. If an external clock is detected on the PLLIN pin, the
internal switch mentioned above turns off and isolates the
influence of the FREQ pin. Note that the LTC3829 can only
be synchronized to an external clock whose frequency is
within range of the LTC3829’s internal VCO. This is guar-
anteed to be between 250kHz and 770kHz. A simplified
block diagram is shown in Figure 16.
If the external clock frequency is greater than the inter-
nal oscillator’s frequency, f
continuously from the phase detector output, pulling up
the filter network. When the external clock frequency is
less than f
the filter network. If the external and internal frequencies
are the same but exhibit a phase difference, the current
sources turn on for an amount of time corresponding to
the phase difference. The voltage on the filter network is
adjusted until the phase and frequency of the internal and
external oscillators are identical. At the stable operating
point, the phase detector output is high impedance and
the filter capacitor C
Typically, the external clock (on the PLLIN pin) input high
threshold is 1.6V, while the input low threshold is 1V.
OSC
, current is sunk continuously, pulling down
LP
holds the voltage.
OSC
, then current is sourced
LTC3829

3829f

Related parts for LTC3829EFE#PBF