ATMEGA324PV-10AU Atmel, ATMEGA324PV-10AU Datasheet - Page 429

• Manufacturer Part Number: ATMEGA324PV-10AU
• Description: IC MCU AVR 32K FLASH 44-TQFP
• Manufacturer: Atmel
• Series: AVR® ATmegar

Specifications of ATMEGA324PV-10AU

• Core Processor: AVR
• Core Size: 8-Bit
• Speed: 10MHz
• Connectivity: I²C, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, POR, PWM, WDT
• Number Of I /o: 32
• Program Memory Size: 32KB (16K x 16)
• Program Memory Type: FLASH
• Eeprom Size: 1K x 8
• Ram Size: 2K x 8
• Voltage - Supply (vcc/vdd): 1.8 V ~ 5.5 V
• Data Converters: A/D 8x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 44-TQFP, 44-VQFP
• Processor Series: ATMEGA32x
• Core: AVR8
• Data Bus Width: 8 bit
• Data Ram Size: 2 KB
• Interface Type: 2-Wire/JTAG/SPI/USART
• Maximum Clock Frequency: 10 MHz
• Number Of Programmable I/os: 32
• Number Of Timers: 3
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 8-ch x 10-bit
• Package: 44TQFP
• Device Core: AVR
• Family Name: ATmega
• Maximum Speed: 10 MHz
• Operating Supply Voltage: 2.5|3.3|5 V
• Controller Family/series: AVR MEGA
• No. Of I/o's: 32
• Eeprom Memory Size: 1KB
• Ram Memory Size: 2KB
• Cpu Speed: 10MHz
• Rohs Compliant: Yes
• For Use With: ATSTK600-TQFP44 - STK600 SOCKET/ADAPTER 44-TQFPATSTK600-DIP40 - STK600 SOCKET/ADAPTER 40-PDIP770-1007 - ISP 4PORT ATMEL AVR MCU SPI/JTAG770-1005 - ISP 4PORT FOR ATMEL AVR MCU JTAG770-1004 - ISP 4PORT FOR ATMEL AVR MCU SPIATAVRISP2 - PROGRAMMER AVR IN SYSTEM
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

32.8
32.9
32.10 Rev. 8011F- 04/07
32.11 Rev. 8011E - 04/07
8011O–AVR–07/10
Rev. 8011H- 04/08
Rev. 8011G- 08/07
1.
2.
2.
3.
4.
6.
1.
2.
3.
4.
5.
6.
7.
8.
9.
10.
11.
12.
13.
14.
15.
1.
1.
2.
Added 44-pad DRQFN pinout for ATmega164P in
Added 49-ball VFBGA pinout for ATmega164P/324P in
Added note to
Updated ATmega164P
Added 44-lead QFN (44MC) to
Added 49-ball VFBGA (49C2) to
Updated
Added
Updated
LCD reference removed from table note in
Updated code example in
Removed reference to External Memory Interface in
page
Updated
Updated
Updated overview in
Added
Updated
Updated notes in
and
Updated
Table 11-11 on page
on page 327,Table 27-5 on page
page 336
Updated
acteristics” on page
Updated
Updated
Updated
Updated
Table 6-12 on page
80.
”Data Retention” on page
”ATmega644P Typical Characteristic” on page
”Features” on page 1
”SPH and SPL – Stack Pointer High and Stack pointer Low” on page
”Data Reception – The USART Receiver” on page
”ADCSRB – ADC Control and Status Register B” on page
Figure 26-31 on page
”ATmega324P DC Characteristics” on page 327
Table 25-7 on page 331
”Watchdog Timer Configuration” on page
”GTCCR – General Timer/Counter Control Register” on page
”EECR – The EEPROM Control Register” on page
Table 11-7 on page
”Address Match Unit” on page
Table 6-3 on page 32.Table 6-9 on page
328.
”ADC - Analog-to-digital Converter” on page
87,
”Ordering Information” on page
37.
Table 11-14 on page
”Bit 0 – IVCE: Interrupt Vector Change Enable” on page
84,
”Packaging Information” on page
354,
”Packaging Information” on page
8.
and
331,
Table 11-8 on page
Figure on page 355,Figure 26-33 on page 355
Table 6-14 on page
Table 25-9 on page
ATmega164P/324P/644P
”Sleep Modes” on page
214.
90,
”Pinout - DRQFN” on page
59.
Table 25-1 on page 327,Table 25-2
”Alternate Functions of Port A” on
388.
420.
”” on page
84,
and
37.
35,
180.
23.
Table 11-10 on page
332, and
”ATmega644P DC Char-
Table 6-10 on page
423.
240.
423.
3.
42.
238.
159.
Table 25-12 on
3.
14.
65.
86,
36,
429