EP9312-IBZ Cirrus Logic Inc, EP9312-IBZ Datasheet - Page 761

IC ARM920T MCU 200MHZ 352-PBGA

EP9312-IBZ

Manufacturer Part Number
EP9312-IBZ
Description
IC ARM920T MCU 200MHZ 352-PBGA
Manufacturer
Cirrus Logic Inc
Series
EP9r
Datasheets

Specifications of EP9312-IBZ

Core Size
16/32-Bit
Package / Case
352-BGA
Core Processor
ARM9
Speed
200MHz
Connectivity
EBI/EMI, EIDE, Ethernet, I²C, IrDA, Keypad/Touchscreen, SPI, UART/USART, USB
Peripherals
AC'97, DMA, I&sup2:S, LCD, LED, MaverickKey, POR, PWM, WDT
Number Of I /o
16
Program Memory Type
ROMless
Ram Size
32K x 8
Voltage - Supply (vcc/vdd)
1.65 V ~ 3.6 V
Data Converters
A/D 8x12b
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Controller Family/series
(ARM9)
A/d Converter
12 Bits
No. Of I/o Pins
65
Clock Frequency
200MHz
Processor Series
EP93xx
Core
ARM920T
Data Bus Width
32 bit
3rd Party Development Tools
MDK-ARM, RL-ARM, ULINK2
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Program Memory Size
-
Lead Free Status / Rohs Status
 Details
Other names
598-1260

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP9312-IBZ
Manufacturer:
CIRRUS
Quantity:
30
Part Number:
EP9312-IBZ
Manufacturer:
HITTITE
Quantity:
1 200
Part Number:
EP9312-IBZ
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
DS785UM1
DEVINT:
PINTEN:
PENSTS:
PINT:
NICOR:
TINT:
Copyright 2007 Cirrus Logic
Deviation Interrupt. This is the deviation error interrupt.
When the DINTEN and DTMEN bits are set high and an
axis fails the deviation test 255 times causing an interrupt,
this bit must be written to a “0” to clear the interrupt.
Pen up Interrupt Enable. Setting this bit high causes an
interrupt when the algorithm first detects a pen up
condition.
Pen Status. This bit allows access to directly read the
status of the pen up / down indicator. Read only.
0 - pen up.
1 - pen down.
Pen up Interrupt. This is the Pen up interrupt. When the
PINTEN bit is set and a pen up condition is detected after
a pen down, this bit will be set high and cause the interrupt
output to go high. This bit may be written high for test
purposes and written low to clear the interrupt.
No Interrupt Clear on Read. This bit controls clearing of
the touch interrupt.
0 - TINT clears when reading TSXYResult register.
1 - The TINT bit must be written low to clear the interrupt.
Touch Interrupt. This is the touch screen activation
interrupt. When a new stable set of X and Y ADC values is
resolved, this bit will activate. It may be triggered from an
off-screen unpressed stable value. Writing a “0” to this bit
will clear the touch interrupt. This bit may be written high
for test purposes.
Analog Touch Screen Interface
EP93xx User’s Guide
25-23
25

Related parts for EP9312-IBZ