AT90PWM81-16SF Atmel, AT90PWM81-16SF Datasheet - Page 303

• Manufacturer Part Number: AT90PWM81-16SF
• Description: IC MCU AVR 8K FLASH ISP 20SOIC
• Manufacturer: Atmel
• Series: AVR® 90PWM Lightingr

Specifications of AT90PWM81-16SF

• Core Processor: AVR
• Core Size: 8-Bit
• Speed: 16MHz
• Connectivity: SPI
• Peripherals: Brown-out Detect/Reset, PWM, WDT
• Number Of I /o: 16
• Program Memory Size: 8KB (8K x 8)
• Program Memory Type: FLASH
• Eeprom Size: 512 x 8
• Ram Size: 256 x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 8x10b; D/A 1x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 105°C
• Package / Case: 20-SOIC (7.5mm Width)
• For Use With: ATSTK600-SOIC - STK600 SOCKET/ADAPTER FOR SOIC
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

7734P–AVR–08/10
Mnemonics
MOVW
SWAP
PUSH
BSET
BCLR
ROR
MOV
SPM
LSR
ROL
ASR
BST
BLD
SEC
CLC
SEN
CLN
SEZ
SES
CLS
SEV
CLV
SET
SEH
CLH
LDD
LDD
LDS
STD
STD
STS
LPM
LPM
LPM
OUT
POP
LSL
CLZ
CLT
SBI
CBI
SEI
CLI
LDI
LD
LD
LD
LD
LD
LD
LD
LD
LD
ST
ST
ST
ST
ST
ST
ST
ST
ST
IN
Operands
Rd, Z+q
Rd,Y+q
Rd, X+
Rd, - X
Rd, Y+
Rd, - Y
Y+q,Rr
Z+q,Rr
Rd, Rr
Rd, Rr
Rd, Z+
- X, Rr
- Y, Rr
Rd, Z+
Rd, -Z
X+, Rr
Y+, Rr
Z+, Rr
Rd, K
Rd, X
Rd, Y
-Z, Rr
Rd, P
Rd, b
Rd, Z
Rd, k
Rd, Z
Rr, b
X, Rr
Y, Rr
Z, Rr
k, Rr
P, Rr
P,b
P,b
Rd
Rd
Rd
Rd
Rd
Rd
Rd
Rr
s
s
BIT AND BIT-TEST INSTRUCTIONS
DATA TRANSFER INSTRUCTIONS
MCU CONTROL INSTRUCTIONS
Load Program Memory and Post-Inc
Clear Twos Complement Overflow
Set Twos Complement Overflow.
Store Indirect with Displacement
Store Indirect with Displacement
Load Indirect with Displacement
Load Indirect with Displacement
Clear Half Carry Flag in SREG
Set Half Carry Flag in SREG
Rotate Right Through Carry
Bit Store from Register to T
Store Indirect and Post-Inc.
Store Indirect and Pre-Dec.
Store Indirect and Post-Inc.
Store Indirect and Pre-Dec.
Store Indirect and Post-Inc.
Store Indirect and Pre-Dec.
Load Indirect and Post-Inc.
Load Indirect and Pre-Dec.
Load Indirect and Post-Inc.
Load Indirect and Pre-Dec.
Load Indirect and Post-Inc.
Load Indirect and Pre-Dec.
Rotate Left Through Carry
Bit load from T to Register
Move Between Registers
Pop Register from Stack
Load Direct from SRAM
Clear Bit in I/O Register
Global Interrupt Disable
Store Program Memory
Push Register on Stack
Global Interrupt Enable
Clear Signed Test Flag
Load Program Memory
Load Program Memory
Set Bit in I/O Register
Store Direct to SRAM
Arithmetic Shift Right
Set Signed Test Flag
Copy Register Word
Clear Negative Flag
Logical Shift Right
Set Negative Flag
Logical Shift Left
Clear T in SREG
Load Immediate
Clear Zero Flag
Description
Set T in SREG
Swap Nibbles
Set Zero Flag
Store Indirect
Store Indirect
Store Indirect
Load Indirect
Load Indirect
Load Indirect
Clear Carry
Flag Clear
Set Carry
Flag Set
Out Port
In Port
Rd(3..0)←Rd(7..4),Rd(7..4)←Rd(3..0)
Rd(0)←C,Rd(n+1)← Rd(n),C←Rd(7)
Rd(7)←C,Rd(n)← Rd(n+1),C←Rd(0)
Rd(n+1) ← Rd(n), Rd(0) ← 0
Rd(n) ← Rd(n+1), Rd(7) ← 0
Rd(n) ← Rd(n+1), n=0..6
Rd ← (X), X ← X + 1
Rd ← (Y), Y ← Y + 1
Rd+1:Rd ← Rr+1:Rr
X ← X - 1, Rd ← (X)
Y ← Y - 1, Rd ← (Y)
(Y) ← Rr, Y ← Y + 1
Z ← Z - 1, Rd ← (Z)
(X) ← Rr, X ← X + 1
(Z) ← Rr, Z ← Z + 1
X ← X - 1, (X) ← Rr
Y ← Y - 1, (Y) ← Rr
Z ← Z - 1, (Z) ← Rr
Rd ← (Z), Z ← Z+1
Rd ← (Z), Z ← Z+1
SREG(s) ← 1
SREG(s) ← 0
Rd ← STACK
STACK ← Rr
Rd ← (Y + q)
Rd ← (Z + q)
Operation
I/O(P,b) ← 1
I/O(P,b) ← 0
(Y + q) ← Rr
(Z + q) ← Rr
(Z) ← R1:R0
Rd(b) ← T
T ← Rr(b)
Rd ← (X)
Rd ← (Y)
Rd ← (k)
Rd ← (Z)
R0 ← (Z)
Rd ← (Z)
Rd ← Rr
Rd ← K
(X) ← Rr
(Y) ← Rr
(Z) ← Rr
(k) ← Rr
Rd ← P
P ← Rr
C ← 1
C ← 0
N ← 1
N ← 0
S ← 1
S ← 0
V ← 1
V ← 0
H ← 1
H ← 0
Z ← 1
Z ← 0
T ← 1
T ← 0
I ← 1
I ← 0
AT90PWM81
SREG(s)
SREG(s)
Z,C,N,V
Z,C,N,V
Z,C,N,V
Z,C,N,V
Z,C,N,V
Flags
None
None
None
None
None
None
None
None
None
None
None
None
None
None
None
None
None
None
None
None
None
None
None
None
None
None
None
None
None
None
None
None
None
None
None
None
None
None
None
C
C
N
N
H
H
T
Z
Z
S
S
V
V
T
T
I
I
#Clocks
2
2
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
3
3
3
1
1
2
2
-
303