ATTINY24-15SSZ Atmel, ATTINY24-15SSZ Datasheet - Page 143

MCU AVR 2K FLASH 15MHZ 14-SOIC

ATTINY24-15SSZ

Manufacturer Part Number
ATTINY24-15SSZ
Description
MCU AVR 2K FLASH 15MHZ 14-SOIC
Manufacturer
Atmel
Series
AVR® ATtinyr
Datasheet

Specifications of ATTINY24-15SSZ

Package / Case
14-SOIC (3.9mm Width), 14-SOL
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Operating Temperature
-40°C ~ 125°C
Speed
16MHz
Number Of I /o
12
Eeprom Size
128 x 8
Core Processor
AVR
Program Memory Type
FLASH
Ram Size
128 x 8
Program Memory Size
2KB (2K x 8)
Data Converters
A/D 8x10b
Oscillator Type
Internal
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Connectivity
USI
Core Size
8-Bit
Cpu Family
ATtiny
Device Core
AVR
Device Core Size
8b
Frequency (max)
16MHz
Interface Type
SPI/UART
Total Internal Ram Size
128Byte
# I/os (max)
12
Number Of Timers - General Purpose
2
Operating Supply Voltage (typ)
3.3/5V
Operating Supply Voltage (max)
5.5V
Operating Supply Voltage (min)
2.7V
On-chip Adc
8-chx10-bit
Instruction Set Architecture
RISC
Operating Temp Range
-40C to 125C
Operating Temperature Classification
Automotive
Mounting
Surface Mount
Pin Count
14
Package Type
SOIC
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATTINY24-15SSZ
Manufacturer:
ATMEL
Quantity:
349
Part Number:
ATTINY24-15SSZ
Manufacturer:
ATTINY
Quantity:
20 000
18.7
18.7.1
7701D–AVR–09/10
ADC Noise Canceller
Analog Input Circuitry
The ADC features a noise canceller that enables conversion during sleep mode to reduce
noise induced from the CPU core and other I/O peripherals. The noise canceller can be used
with ADC noise reduction and idle modes. To make use of this feature, the following proce-
dure should be used:
Note that the ADC will not be automatically turned off when entering sleep modes other than
idle mode or ADC noise reduction mode. The user is advised to write logical zero to ADEN
before entering such sleep modes to avoid excessive power consumption.
The analog input circuitry for single-ended channels is illustrated in
An analog source applied to ADCn is subjected to the pin capacitance and input leakage of
that pin, regardless of whether that channel is selected as input for the ADC or not. When the
channel is selected, the source must drive the S/H capacitor through the series resistance
(combined resistance in the input path).
The ADC is optimized for analog signals with an output impedance of approximately 10k or
less. If such a source is used, the sampling time will be negligible. If a source with higher
impedance is used, the sampling time will depend on how long the source needs to charge the
S/H capacitor, with can vary widely. The user is recommended to only use low impedant
sources with slowly varying signals, since this minimizes the required charge transfer to the
S/H capacitor.
Signal components higher than the Nyquist frequency (f
distortion from unpredictable signal convolution. The user is advised to remove high-frequency
components with a low-pass filter before applying the signals as inputs to the ADC.
a. Make sure that the ADC is enabled and is not busy converting. Single-conversion
b. Enter ADC Noise Reduction mode (or Idle mode). The ADC will start a conversion
c. If no other interrupts occur before the ADC conversion completes, the ADC inter-
mode must be selected and the ADC conversion complete interrupt must be
enabled.
once the CPU has been halted.
rupt will wake up the CPU and execute the ADC conversion complete interrupt
routine. If another interrupt wakes up the CPU before the ADC conversion is com-
plete, that interrupt will be executed, and an ADC conversion complete interrupt
request will be generated when the ADC conversion completes. The CPU will
remain in active mode until a new sleep command is executed.
Atmel ATtiny24/44/84 [Preliminary]
ADC/2
) should not be present to avoid
Figure 18-8 on page
144.
143

Related parts for ATTINY24-15SSZ