UPD70F3735GC-GAD-AX Renesas Electronics America, UPD70F3735GC-GAD-AX Datasheet - Page 149

• Manufacturer Part Number: UPD70F3735GC-GAD-AX
• Description: MCU 32BIT V850ES/JX3-L 80-LQFP
• Manufacturer: Renesas Electronics America
• Series: V850ES/Jx3-Lr

Specifications of UPD70F3735GC-GAD-AX

• Core Processor: RISC
• Core Size: 32-Bit
• Speed: 20MHz
• Connectivity: CSI, EBI/EMI, I²C, UART/USART
• Peripherals: DMA, LVD, PWM, WDT
• Number Of I /o: 66
• Program Memory Size: 128KB (128K x 8)
• Program Memory Type: FLASH
• Ram Size: 8K x 8
• Voltage - Supply (vcc/vdd): 2.2 V ~ 3.6 V
• Data Converters: A/D 8x10b, D/A 1x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

V850ES/JF3-L
R01UH0017EJ0400 Rev.4.00
Sep 30, 2010
Remark
Remark
(2) In port mode, the PFn.PFnm bit is valid only in the output mode (PMn.PMnm bit = 0). In the input mode (PMnm bit
= 1), the value of the PFnm bit is not reflected in the buffer.
[Example 2] Switch from external pin (NMI) to general-purpose port (P02)
m = 2 to 6
m = 2 to 6
NMI interrupt occurrence
NMI interrupt occurrence
When the P02/NMI pin is pulled up as shown in Figure 4-32 and the falling edge is specified in
the NMI pin edge detection setting, even though high level is input continuously to the NMI pin at
switching from the NMI pin to the P02 pin (PMC02 bit = 1 → 0), this is detected as falling edge
as if high level changed to low level, and NMI interrupt occurs.
To avoid this, set the NMI pin edge detection as “No edge detected” before switching to the P02
pin.
Figure 4-31. Example of Switching from P02 to NMI (Incorrect)
Figure 4-32. Example of Switching from NMI to P02 (Incorrect)
PMC0m bit = 0: Port mode
PMC0m bit = 1: Alternate-function mode
PMC0m bit = 0: Port mode
PMC0m bit = 1: Alternate-function mode
PMC0
PMC0
detector
detector
Falling
Rising
edge
edge
PMC02 bit = 1: High level
PMC02 bit = 1: High level
PMC02 bit = 0: Low level
PMC02 bit = 0: Low level
7
7
0
0
6
6
5
5
↓
↓
4
4
3
3
0 → 1
1 → 0
2
2
1
0
1
0
0
0
0
0
CHAPTER 4 PORT FUNCTIONS
P02/NMI
P02/NMI
3 V
3 V
Page 133 of 816