MC68HC705J1ACDW Freescale Semiconductor, MC68HC705J1ACDW Datasheet - Page 114

IC MCU 4MHZ 1.2K OTP 20-SOIC

MC68HC705J1ACDW

Manufacturer Part Number
MC68HC705J1ACDW
Description
IC MCU 4MHZ 1.2K OTP 20-SOIC
Manufacturer
Freescale Semiconductor
Series
HC05r
Datasheet

Specifications of MC68HC705J1ACDW

Core Processor
HC05
Core Size
8-Bit
Speed
4MHz
Peripherals
POR, WDT
Number Of I /o
14
Program Memory Size
1.2KB (1.2K x 8)
Program Memory Type
OTP
Ram Size
64 x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
20-SOIC (7.5mm Width)
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Data Converters
-
Connectivity
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC705J1ACDW
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
MC68HC705J1ACDW
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
102
Part Number:
MC68HC705J1ACDWE
Manufacturer:
INTERSIL
Quantity:
1 000
Multifunction Timer Module
9.5.2 Timer Counter Register
Technical Data
Address:
interrupt request to be generated. To prevent this occurrence, clear the
COP timer before changing RT1 and RT0.
A 15-stage ripple counter is the core of the timer. The value of the first
eight stages is readable at any time from the read-only timer counter
register (TCR) shown in
Power-on clears the entire counter chain and the internal clock begins
clocking the counter. After 4064 cycles (or 16 cycles if the SOSCD bit in
the mask option register is set), the power-on reset circuit is released,
clearing the counter again and allowing the MCU to come out of reset.
A timer overflow function at the eighth counter stage allows a timer
interrupt every 1024 internal clock cycles.
Reset:
1. At 2-MHz bus, 4-MHz XTAL, 0.5 s per cycle
Read:
Write:
RT1:RT0
Freescale Semiconductor, Inc.
0 0
0 1
1 0
1 1
For More Information On This Product,
$0009
TMR7
Bit 7
0
Table 9-1. Real-Time Interrupt Rate Selection
Multifunction Timer Module
Go to: www.freescale.com
Figure 9-4. Timer Counter Register (TCR)
2
2
2
2
17
of Cycles
14
15
16
= Unimplemented
Number
TMR6
to RTI
= 131,072
= 16,384
= 32,768
= 65,536
6
0
TMR5
Figure
5
0
Period
16.4 ms
32.8 ms
65.5 ms
8.2 ms
RTI
9-4.
TMR4
4
0
(1)
2
to COP Reset
TMR3
2
2
2
20
17
18
19
3
0
of Cycles
Number
= 1,048,576
= 131,072
= 262,144
= 524,288
MC68HC705J1A — Rev. 4.0
TMR2
2
0
TMR1
COP Timeout
1
0
131.1 ms
262.1 ms
524.3 ms
Period
65.5 ms
TMR0
(1)
Bit 0
0

Related parts for MC68HC705J1ACDW