MC68HC705J1ACDW Freescale Semiconductor, MC68HC705J1ACDW Datasheet - Page 91

IC MCU 4MHZ 1.2K OTP 20-SOIC

MC68HC705J1ACDW

Manufacturer Part Number
MC68HC705J1ACDW
Description
IC MCU 4MHZ 1.2K OTP 20-SOIC
Manufacturer
Freescale Semiconductor
Series
HC05r
Datasheet

Specifications of MC68HC705J1ACDW

Core Processor
HC05
Core Size
8-Bit
Speed
4MHz
Peripherals
POR, WDT
Number Of I /o
14
Program Memory Size
1.2KB (1.2K x 8)
Program Memory Type
OTP
Ram Size
64 x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
20-SOIC (7.5mm Width)
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Data Converters
-
Connectivity
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC705J1ACDW
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
MC68HC705J1ACDW
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
102
Part Number:
MC68HC705J1ACDWE
Manufacturer:
INTERSIL
Quantity:
1 000
6.3.3 Pulldown Register A
MC68HC705J1A — Rev. 4.0
NOTE:
Address:
Writing a logic 1 to a DDRA bit enables the output buffer for the
corresponding port A pin; a logic 0 disables the output buffer.
When bit DDRAx is a logic 1, reading address $0000 reads the PAx data
latch. When bit DDRAx is a logic 0, reading address $0000 reads the
voltage level on the pin. The data latch can always be written, regardless
of the state of its data direction bit.
of the port A pins.
Pulldown register A (PDRA) inhibits the pulldown devices on port A pins
programmed as inputs.
If the SWPDI bit in the mask option register is programmed to logic 1,
reset initializes all port A pins as inputs with disabled pulldown devices.
PDIA[7:0] — Pulldown Inhibit A Bits
Reset:
1. Writing affects the data register but does not affect input.
Read:
Write:
PDIA[7:0] disable the port A pulldown devices. Reset clears
PDIA[7:0].
Freescale Semiconductor, Inc.
Data Direction Bit
For More Information On This Product,
1 = Corresponding port A pulldown device disabled
0 = Corresponding port A pulldown device not disabled
PDIA7
$0010
Bit 7
0
0
1
Parallel Input/Output (I/O) Ports
Go to: www.freescale.com
Figure 6-5. Pulldown Register A (PDRA)
= Unimplemented
PDIA6
6
0
Table 6-1. Port A Pin Operation
PDIA5
Input, high-impedance
5
0
I/O Pin Mode
Output
PDIA4
4
0
Table 6-1
PDIA3
3
0
summarizes the operation
Parallel Input/Output (I/O) Ports
PDIA2
Accesses to Data Bit
Read
Latch
Pin
2
0
PDIA1
1
0
Technical Data
Latch
Write
Latch
PDIA0
(1)
Bit 0
Port A
0

Related parts for MC68HC705J1ACDW