ADSP-BF504BCPZ-3F Analog Devices Inc, ADSP-BF504BCPZ-3F Datasheet - Page 15

• Manufacturer Part Number: ADSP-BF504BCPZ-3F
• Description: Blackfin W/Processor & Executable Flash
• Manufacturer: Analog Devices Inc
• Series: Blackfin®r
• Type: Fixed Pointr

Specifications of ADSP-BF504BCPZ-3F

• Interface: CAN, EBI/EMI, I²C, IrDA, PPI, SPI, SPORT, UART/USART
• Clock Rate: 300MHz
• Non-volatile Memory: FLASH (16MB)
• On-chip Ram: 68kB
• Voltage - I/o: 3.30V
• Voltage - Core: 1.29V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: *
• Package / Case: *
• Rohs Compliant: YES
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

where the variables in the equations are:
f
f
V
V
T
T
ADSP-BF50x VOLTAGE REGULATION
The ADSP-BF50x processors require an external voltage regula-
tor to power the V
consumption, the external voltage regulator can be signaled
through EXT_WAKE to remove power from the processor core.
This signal is high-true for power-up and may be connected
directly to the low-true shut-down input of many common
regulators.
While in the hibernate state, all external supplies (V
V
buffers. The external voltage regulator can be activated from
this power down state by asserting the RESET pin, which then
initiates a boot sequence. EXT_WAKE indicates a wakeup to
the external voltage regulator.
The power good (PG) input signal allows the processor to start
only after the internal voltage has reached a chosen level. In this
way, the startup time of the external regulator is detected after
hibernation. For a complete description of the power good
functionality, refer to the ADSP-BF50x Blackfin Processor Hard-
ware Reference.
CLOCK SIGNALS
The processor can be clocked by an external crystal, a sine wave
input, or a buffered, shaped clock derived from an external
clock oscillator.
If an external clock is used, it should be a TTL-compatible signal
and must not be halted, changed, or operated below the speci-
fied frequency during normal operation. This signal is
connected to the processor’s CLKIN pin. When an external
clock is used, the XTAL pin must be left unconnected.
Alternatively, because the processor includes an on-chip oscilla-
tor circuit, an external crystal may be used. For fundamental
frequency operation, use the circuit shown in
lel-resonant, fundamental frequency, microprocessor-grade
crystal is connected across the CLKIN and XTAL pins. The on-
chip resistance between CLKIN and the XTAL pin is in the
500 k range. Further parallel resistors are typically not recom-
mended. The two capacitors and the series resistor shown in
Figure 4
The capacitor and resistor values shown in
values only. The capacitor values are dependent upon the crystal
manufacturers’ load capacitance recommendations and the PCB
physical layout. The resistor value depends on the drive level
% Power Savings
CCLKNOM
CCLKRED
NOM
RED
DDINTNOM
DDINTRED
DDFLASH
is the duration running at f
is the duration running at f
is the reduced core clock frequency
is the nominal core clock frequency
) can still be applied, eliminating the need for external
fine tune phase and amplitude of the sine frequency.
is the reduced internal supply voltage
is the nominal internal supply voltage
=
DDINT
1 Power Savings Factor
–
domain. To reduce standby power
CCLKRED
CCLKNOM
Figure 4
Figure
Rev. 0 | Page 15 of 80 | December 2010
100%
DDEXT
are typical
4. A paral-
,
ADSP-BF504/ADSP-BF504F/ADSP-BF506F
specified by the crystal manufacturer. The user should verify the
customized values based on careful investigations on multiple
devices over temperature range.
A third-overtone crystal can be used for frequencies above 25
MHz. The circuit is then modified to ensure crystal operation
only at the third overtone by adding a tuned inductor circuit as
shown in
ation is discussed in detail in (EE-168) Using Third Overtone
Crystals with the ADSP-218x DSP on the Analog Devices web-
site (www.analog.com)—use site search on “EE-168.”
The Blackfin core runs at a different clock rate than the on-chip
peripherals. As shown in
system peripheral clock (SCLK) are derived from the input
clock (CLKIN) signal. An on-chip PLL is capable of multiplying
the CLKIN signal by a programmable multiplication factor
(bounded by specified minimum and maximum VCO frequen-
cies). The default multiplier is 6×, but it can be modified by a
software instruction sequence.
On-the-fly frequency changes can be effected by simply writing
to the PLL_DIV register. The maximum allowed CCLK and
SCLK rates depend on the applied voltages V
the VCO is always permitted to run up to the CCLK frequency
specified by the part’s speed grade. The EXTCLK pin can be
configured to output either the SCLK frequency or the input
buffered CLKIN frequency, called CLKBUF. When configured
to output SCLK (CLKOUT), the EXTCLK pin acts as a refer-
ence signal in many timing specifications. While active by
default, it can be disabled using the EBIU_AMGCTL register.
EXTCLK
NOTE: VALUES MARKED WITH * MUST BE CUSTOMIZED, DEPENDING
ON THE CRYSTAL AND LAYOUT. PLEASE ANALYZE CAREFULLY. FOR
FREQUENCIES ABOVE 33 MHz, THE SUGGESTED CAPACITOR VALUE
OF 18 pF SHOULD BE TREATED AS A MAXIMUM, AND THE SUGGESTED
RESISTOR VALUE SHOULD BE REDUCED TO 0
EN
Figure
SELECT
Figure 4. External Crystal Connections
Blackfin Processor
4. A design procedure for third-overtone oper-
EN
CLKBUF
CLKIN
Figure
18 pF *
330
TO PLL CIRCUITRY
5, the core clock (CCLK) and
CLKOUT (SCLK)
*
560
XTAL
18 pF *
.
FOR OVERTONE
OPERATION ONLY:
DDINT
and V
DDEXT
;