ADSP-BF504BCPZ-3F Analog Devices Inc, ADSP-BF504BCPZ-3F Datasheet - Page 17

• Manufacturer Part Number: ADSP-BF504BCPZ-3F
• Description: Blackfin W/Processor & Executable Flash
• Manufacturer: Analog Devices Inc
• Series: Blackfin®r
• Type: Fixed Pointr

Specifications of ADSP-BF504BCPZ-3F

• Interface: CAN, EBI/EMI, I²C, IrDA, PPI, SPI, SPORT, UART/USART
• Clock Rate: 300MHz
• Non-volatile Memory: FLASH (16MB)
• On-chip Ram: 68kB
• Voltage - I/o: 3.30V
• Voltage - Core: 1.29V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: *
• Package / Case: *
• Rohs Compliant: YES
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

For each of the boot modes, a 16 byte header is first read from
an external memory device. The header specifies the number of
bytes to be transferred and the memory destination address.
Multiple memory blocks may be loaded by any boot sequence.
Once all blocks are loaded, program execution commences from
the address stored in the EVT1 register.
The boot kernel differentiates between a regular hardware reset
and a wakeup-from-hibernate event to speed up booting in the
later case. Bits 6-4 in the system reset configuration (SYSCR)
register can be used to bypass the pre-boot routine and/or boot
kernel in case of a software reset. They can also be used to simu-
late a wakeup-from-hibernate boot in the software reset case.
The boot process can be further customized by “initialization
code.” This is a piece of code that is loaded and executed prior to
the regular application boot. Typically, this is used to speed up
booting by managing the PLL, clock frequencies, wait states, or
serial bit rates.
The boot ROM also features C-callable functions that can be
called by the user application at run time. This enables second-
stage boot or boot management schemes to be implemented
with ease.
• Boot from serial SPI memory, EEPROM or flash
• Boot from SPI host device (BMODE = 0x4)—The proces-
• Boot from PPI host device (BMODE = 0x5)—The proces-
• Boot from UART0 host on Port G (BMODE = 0x7)—
(BMODE = 0x3)—8-, 16-, 24-, or 32-bit addressable
devices are supported. The processor uses the PF13 GPIO
pin to select a single SPI EEPROM/flash device (connected
to the SPI0 interface) and submits a read command and
successive address bytes (0x00) until a valid 8-, 16-, 24-, or
32-bit addressable device is detected. Pull-up resistors are
required on the SPI0_SEL1 and MISO pins. By default, a
value of 0x85 is written to the SPI_BAUD register.
sor operates in SPI slave mode and is configured to receive
the bytes of the LDR file from an SPI host (master) agent.
The HWAIT signal must be interrogated by the host before
every transmitted byte. A pull-up resistor is required on the
SPI0_SS input. A pull-down on the serial clock (SCK) may
improve signal quality and booting robustness.
sor operates in PPI slave mode and is configured to receive
the bytes of the LDR file from a PPI host (master) agent.
Using an autobaud handshake sequence, a boot-stream for-
matted program is downloaded by the host. The host
selects a bit rate within the UART clocking capabilities.
When performing the autobaud detection, the UART
expects an “@” (0x40) character (eight bits data, one start
bit, one stop bit, no parity bit) on the UA0_RX pin to deter-
mine the bit rate. The UART then replies with an
acknowledgement composed of 4 bytes (0xBF, the value of
UART0_DLL, the value of UART0_DLH, then 0x00). The
host can then download the boot stream. The processor
deasserts the UA0_RTS output to hold off the host;
UA0_CTS functionality is not enabled at boot time.
Rev. 0 | Page 17 of 80 | December 2010
ADSP-BF504/ADSP-BF504F/ADSP-BF506F
INSTRUCTION SET DESCRIPTION
The Blackfin processor family assembly language instruction set
employs an algebraic syntax designed for ease of coding and
readability. The instructions have been specifically tuned to
provide a flexible, densely encoded instruction set that compiles
to a very small final memory size. The instruction set also
provides fully featured multifunction instructions that allow the
programmer to use many of the processor core resources in a
single instruction. Coupled with many features more often seen
on microcontrollers, this instruction set is very efficient when
compiling C and C++ source code. In addition, the architecture
supports both user (algorithm/application code) and supervisor
(O/S kernel, device drivers, debuggers, ISRs) modes of opera-
tion, allowing multiple levels of access to core processor
resources.
The assembly language, which takes advantage of the proces-
sor’s unique architecture, offers the following advantages:
DEVELOPMENT TOOLS
The processor is supported with a complete set of
CROSSCORE
including Analog Devices emulators and VisualDSP++
opment environment. The same emulator hardware that
supports other Blackfin processors also fully emulates the
ADSP-BF50x processors.
EZ-KIT Lite Evaluation Board
For evaluation of ADSP-BF50x processors, use the EZ-KIT Lite
boards soon to be available from Analog Devices. When these
evaluation kits are available, order using part number
ADZS-BF506-EZLITE. The boards come with on-chip
emulation capabilities and is equipped to enable software
development. Multiple daughter cards will be available.
DESIGNING AN EMULATOR-COMPATIBLE
PROCESSOR BOARD (TARGET)
The Analog Devices family of emulators are tools that every sys-
tem developer needs in order to test and debug hardware and
software systems. Analog Devices has supplied an IEEE 1149.1
• Seamlessly integrated DSP/MCU features are optimized for
• A multi-issue load/store modified-Harvard architecture,
• All registers, I/O, and memory are mapped into a unified
• Microcontroller features, such as arbitrary bit and bit-field
• Code density enhancements, which include intermixing of
both 8-bit and 16-bit operations.
which supports two 16-bit MAC or four 8-bit ALU + two
load/store + two pointer updates per cycle.
4G byte memory space, providing a simplified program-
ming model.
manipulation, insertion, and extraction; integer operations
on 8-, 16-, and 32-bit data-types; and separate user and
supervisor stack pointers.
16-bit and 32-bit instructions (no mode switching, no code
segregation). Frequently used instructions are encoded
in 16 bits.
®
software and hardware development tools,
®
devel-
®