WM8903LGEFK/RV Wolfson Microelectronics, WM8903LGEFK/RV Datasheet - Page 115

• Manufacturer Part Number: WM8903LGEFK/RV
• Description: Audio CODECs ULTRA LOW PWR HI FI CODEC
• Manufacturer: Wolfson Microelectronics

Specifications of WM8903LGEFK/RV

• Audio Codec Type: Stereo Codec
• No. Of Adcs: 2
• No. Of Dacs: 2
• No. Of Input Channels: 6
• No. Of Output Channels: 8
• Adc / Dac Resolution: 24bit
• Sampling Rate: 96kHz
• Operating Temperature Range: -40°C To +85°C
• Rohs Compliant: Yes
• Adcs / Dacs Signal To Noise Ratio: 96dB
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Production Data
CONTROL INTERFACE
w
The WM8903 is controlled by writing to registers through a 2-wire serial control interface. Readback
is available for all registers, including Chip ID, power management status and GPIO status.
Note that, if it cannot be assured that MCLK is present when accessing the register map, then it is
required to set CLK_SYS_ENA = 0 to ensure correct operation. See “Clocking and Sample Rates”
for further details and for the definition of CLK_SYS_ENA.
The WM8903 is a slave device on the control interface; SCLK is a clock input, while SDIN is a bi-
directional data pin. To allow arbitration of multiple slaves (and/or multiple masters) on the same
interface, the WM8903 transmits logic 1 by tri-stating the SDIN pin, rather than pulling it high. An
external pull-up resistor is required to pull the SDIN line high so that the logic 1 can be recognised by
the master.
In order to allow many devices to share a single 2-wire control bus, every device on the bus has a
unique 8-bit device ID (this is not the same as the 8-bit address of each register in the WM8903).
The default device ID for the WM8903 is 0011 0100 (34h). The LSB of the device ID is the
Read/Write bit; this bit is set to logic 1 for “Read” and logic 0 for “Write”.
Alternatively, the device ID can be set to 0011 0110 (0x36) by pulling the GPIO3/ADDR pin high
during device start-up, when the internal power-on reset signal PORB (see “Power-on Reset”) is
released. The setup and hold times for device ID selection are shown in Table 74. After the device ID
has been selected, the GPIO3/ADDR pin can be used as a GPIO.
Table 74 GPIO3/ADDR Latch on Power-up Timing
The WM8903 operates as a slave device only. The controller indicates the start of data transfer with
a high to low transition on SDIN while SCLK remains high. This indicates that a device ID, register
address and data will follow. The WM8903 responds to the start condition and shifts in the next eight
bits on SDIN (8-bit device ID, including Read/Write bit, MSB first). If the device ID received matches
the device ID of the WM8903, then the WM8903 responds by pulling SDIN low on the next clock
pulse (ACK). If the device ID is not recognised or the R/W bit is ‘1’ when operating in write only
mode, the WM8903 returns to the idle condition and waits for a new start condition and valid
address.
If the device ID matches the device ID of the WM8903, the data transfer continues as described
below. The controller indicates the end of data transfer with a low to high transition on SDIN while
SCLK remains high. After receiving a complete address and data sequence the WM8903 returns to
the idle state and waits for another start condition. If a start or stop condition is detected out of
sequence at any point during data transfer (i.e. SDIN changes while SCLK is high), the device
returns to the idle condition.
The WM8903 supports the following read and write operations:
•
•
•
•
The sequence of signals associated with a single register write operation is illustrated in Figure 57.
Single write
Single read
Multiple write using auto-increment
Multiple read using auto-increment
SYMBOL
T
T
pusetup
puhold
MIN
100
100
TYP
MAX
UNIT
μs
μs
PD, Rev 4.0, September 2010
WM8903
115