UJA1065 NXP Semiconductors, UJA1065 Datasheet - Page 35

• Manufacturer Part Number: UJA1065
• Manufacturer: NXP Semiconductors

Specifications of UJA1065

• Lead Free Status / RoHS Status: Supplier Unconfirmed

NXP Semiconductors
Table 8.
[1]
Table 9.
UJA1065_7
Product data sheet
Bit
1 and 0
Bit
15 and 14
13
12
11
10
9
8
7
6
5
4
V2D will be set when V2 is reactivated after a failure. See
System Diagnosis register bit description
Interrupt Enable and Interrupt Enable Feedback register bit description
Symbol
CANMD [1:0] CAN Mode Diagnosis
Symbol
A1, A0
RRS
RO
WTIE
OTIE
GSIE
SPIFIE
BATFIE
VFIE
CANFIE
LINFIE
6.13.6 Interrupt Enable register and Interrupt Enable Feedback register
These registers allow setting, clearing and reading back the interrupt enable bits of the
SBC.
Description
register address
Read Register Select
Read Only
Watchdog Time-out
Interrupt Enable
Over-Temperature
Interrupt Enable
Ground Shift Interrupt
Enable
SPI clock count Failure
Interrupt Enable
BAT Failure Interrupt
Enable
Voltage Failure Interrupt
Enable
CAN Failure Interrupt
Enable
LIN Failure Interrupt
Enable
Description
[1]
Rev. 07 — 25 February 2010
Value
01
0
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
1
Value
11
10
01
00
Section
…continued
6.6.3.2.
Function
select the Interrupt Enable register
read the Interrupt register
read the Interrupt Enable Feedback register
read the register selected by RRS without writing to
Interrupt Enable register
read the register selected by RRS and write to Interrupt
Enable register
a watchdog overflow during Standby mode causes an
interrupt instead of a reset event (interrupt based cyclic
wake-up feature)
no interrupt forced on watchdog overflow; a reset is forced
instead
exceeding or dropping below the temperature warning limit
causes an interrupt
no interrupt forced
exceeding or dropping below the GND shift limit causes an
interrupt
no interrupt forced
wrong number of CLK cycles (more than, or less than 16)
forces an interrupt; from Start-up mode and Restart mode a
reset is performed instead of an interrupt
no interrupt forced; SPI access is ignored if the number of
cycles does not equal 16
falling edge at SENSE forces an interrupt
no interrupt forced
clearing of V1D, V2D or V3D forces an interrupt
no interrupt forced
any change of the CAN Failure status bits forces an
interrupt
no interrupt forced
any change of the LIN Failure status bits forces an interrupt
no interrupt forced
Function
CAN is in On-line mode
CAN is in On-line Listen mode
CAN is in Off-line mode, or V2 is not active
CAN is in Active mode
High-speed CAN/LIN fail-safe system basis chip
UJA1065
© NXP B.V. 2010. All rights reserved.
35 of 76