MC908AP32CFBE Freescale, MC908AP32CFBE Datasheet - Page 153

no-image

MC908AP32CFBE

Manufacturer Part Number
MC908AP32CFBE
Description
Manufacturer
Freescale
Datasheet

Specifications of MC908AP32CFBE

Cpu Family
HC08
Device Core Size
8b
Frequency (max)
8MHz
Interface Type
SCI/SPI
Total Internal Ram Size
2KB
# I/os (max)
32
Number Of Timers - General Purpose
4
Operating Supply Voltage (typ)
3.3/5V
Operating Supply Voltage (max)
5.5V
Operating Supply Voltage (min)
2.7V
On-chip Adc
8-chx10-bit
Instruction Set Architecture
CISC
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
44
Package Type
PQFP
Program Memory Type
Flash
Program Memory Size
32KB
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC908AP32CFBE
Manufacturer:
Freescale
Quantity:
6
Part Number:
MC908AP32CFBE
Manufacturer:
FREESCALE
Quantity:
5 000
Part Number:
MC908AP32CFBE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC908AP32CFBE
Manufacturer:
FREESCALE
Quantity:
5 000
Part Number:
MC908AP32CFBE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC908AP32CFBE
Quantity:
96
Part Number:
MC908AP32CFBER
Manufacturer:
FREESCALE
Quantity:
5 000
Part Number:
MC908AP32CFBER
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
TBR[2:0] — Timebase Rate Selection
TACK — Timebase ACKnowledge
TBIE — Timebase Interrupt Enabled
TBON — Timebase Enabled
Freescale Semiconductor
These read/write bits are used to select the rate of timebase interrupts as shown in
The TACK bit is a write-only bit and always reads as 0. Writing a logic 1 to this bit clears TBIF, the
timebase interrupt flag bit. Writing a logic 0 to this bit has no effect.
This read/write bit enables the timebase interrupt when the TBIF bit becomes set. Reset clears the
TBIE bit.
This read/write bit enables the timebase. Timebase may be turned off to reduce power consumption
when its function is not necessary. The counter can be initialized by clearing and then setting this bit.
Reset clears the TBON bit.
1 = Clear timebase interrupt flag
0 = No effect
1 = Timebase interrupt enabled
0 = Timebase interrupt disabled
1 = Timebase enabled
0 = Timebase disabled and the counter initialized to 0’s
TBR2
Do not change TBR[2:0] bits while the timebase is enabled (TBON = 1).
0
0
0
0
1
1
1
1
Table 10-1. Timebase Rate Selection for OSCCLK = 32.768-kHz
TBR1
0
0
1
1
0
0
1
1
MC68HC908AP Family Data Sheet, Rev. 4
TBR0
0
1
0
1
0
1
0
1
Divider
262144
131072
65536
32768
NOTE
64
32
16
8
0.125
1024
2048
4096
Timebase Interrupt Rate
0.25
512
0.5
Hz
1
Timebase Register Description
~0.24
8000
4000
2000
1000
~0.5
ms
~2
~1
Table
10-1.
153

Related parts for MC908AP32CFBE