MT48LC16M16LFFG Micron Technology Inc, MT48LC16M16LFFG Datasheet - Page 54

no-image

MT48LC16M16LFFG

Manufacturer Part Number
MT48LC16M16LFFG
Description
Manufacturer
Micron Technology Inc
Datasheet

Specifications of MT48LC16M16LFFG

Lead Free Status / Rohs Status
Not Compliant
A0-A9, A11, A12
TIMING PARAMETERS
*CAS latency indicated in parentheses.
256Mb: x16 Mobile SDRAM
MobileRamY26L_B.p65 – Pub. 04/03
NOTE: 1. For this example, the burst length = 4.
SYMBOL*
DQML, DQMU
t
t
t
t
t
t
t
t
t
t
AH
AS
CH
CL
CK (3)
CK (2)
CK (1)
CKH
CKS
CMH
COMMAND
BA0, BA1
DQM/
CKE
A10
CLK
2. x16: A9, A11 and A12 = “Don’t Care”
DQ
t CMS
t CKS
t AS
t AS
t AS
ACTIVE
T0
ROW
ROW
BANK
t CMH
t CKH
t AH
t AH
t AH
t RCD
t RAS
t RC
t CK
MIN
T1
NOP
2.5
2.5
10
20
1
3
3
8
1
1
-8
ENABLE AUTO PRECHARGE
MAX
t CMS
t CL
t DS
COLUMN
WRITE
T2
BANK
D
WRITE – WITH AUTO PRECHARGE
IN
t CMH
t CH
t DH
m
MIN
m
2.5
2.5
10
12
25
1
3
3
1
1
2
-10
t DS
MAX
D
IN
T3
NOP
m + 1
t DH
UNITS
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
t DS
D
IN
T4
NOP
m + 2
54
t DH
SYMBOL*
t DS
t
t
t
t
t
t
t
t
CMS
DH
DS
RAS
RC
RCD
RP
WR
D
T5
IN
NOP
m + 3
t DH
t WR
Micron Technology, Inc., reserves the right to change products or specifications without notice.
T6
NOP
1
1 CLK +
T7
NOP
MIN
7ns
2.5
2.5
48
80
20
20
1
MOBILE SDRAM
-8
120,000
©2003 Micron Technology, Inc. All rights reserved.
MAX
256Mb: x16
t RP
NOP
T8
1 CLK +
PRELIMINARY
MIN
100
5ns
2.5
2.5
50
20
20
1
-10
120,000
MAX
ACTIVE
ROW
BANK
ROW
T9
DON’T CARE
UNITS
ns
ns
ns
ns
ns
ns
ns

Related parts for MT48LC16M16LFFG