XC4VFX20-10FFG672C Xilinx Inc, XC4VFX20-10FFG672C Datasheet - Page 227

• Manufacturer Part Number: XC4VFX20-10FFG672C
• Description: IC FPGA VIRTEX-4 FX 20K 672-FBGA
• Manufacturer: Xilinx Inc
• Series: Virtex™-4r

Specifications of XC4VFX20-10FFG672C

• Total Ram Bits: 1253376
• Number Of Logic Elements/cells: 19224
• Number Of Labs/clbs: 2136
• Number Of I /o: 320
• Voltage - Supply: 1.14 V ~ 1.26 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 672-BBGA, FCBGA
• No. Of Logic Blocks: 19224
• No. Of Macrocells: 19224
• No. Of Speed Grades: 10
• No. Of I/o's: 320
• Clock Management: DCM
• I/o Supply Voltage: 3.45V
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: HW-V4-ML405-UNI-G - EVALUATION PLATFORM VIRTEX-4
• Number Of Gates: -
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant

Multiplexer Primitives and Verilog/VHDL Examples
Virtex-4 FPGA User Guide
UG070 (v2.6) December 1, 2008
R
Verilog Template
This section provides generic VHDL and Verilog reference code implementing
multiplexers. These submodules are built from LUTs and the dedicated MUXF5, MUXF6,
MUXF7, and MUXF8 multiplexers. To automatically generate large multiplexers using
these dedicated elements, use the CORE Generator software Bit Multiplexer and Bus
Multiplexer modules.
For applications such as comparators, encoder-decoders or “case” statement in VHDL or
Verilog, these resources offer an optimal solution.
attribute INIT: string;
--
attribute INIT of U_SRLC16E: label is "0000";
--
-- ShiftRegister Instantiation
U_SRLC16E: SRLC16E
// Module: SHIFT_REGISTER_16
// Description: Verilog instantiation template
// Cascadable 16-bit Shift Register with Clock Enable (SRLC16E)
// Device: Virtex-4 Family
//-------------------------------------------------------------------
D
CE
CLK
A0
A1
A2
A3
Q
Q15
);
defparam
SRLC16E U_SRLC16E
port map (
=> , -- insert input signal
=> , -- insert Clock Enable signal (optional)
=> , -- insert Clock signal
=> , -- insert Address 0 signal
=> , -- insert Address 1 signal
=> , -- insert Address 2 signal
=> , -- insert Address 3 signal
=> , -- insert output signal
=>
);
-- insert cascadable output signal
www.xilinx.com
(
.D(),
.A0(),
.A1(),
.A2(),
.A3(),
.CLK(),
.CE(),
.Q(),
.Q15()
Multiplexer Primitives and Verilog/VHDL Examples
227