XC4VFX20-10FFG672C Xilinx Inc, XC4VFX20-10FFG672C Datasheet - Page 93

• Manufacturer Part Number: XC4VFX20-10FFG672C
• Description: IC FPGA VIRTEX-4 FX 20K 672-FBGA
• Manufacturer: Xilinx Inc
• Series: Virtex™-4r

Specifications of XC4VFX20-10FFG672C

• Total Ram Bits: 1253376
• Number Of Logic Elements/cells: 19224
• Number Of Labs/clbs: 2136
• Number Of I /o: 320
• Voltage - Supply: 1.14 V ~ 1.26 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 672-BBGA, FCBGA
• No. Of Logic Blocks: 19224
• No. Of Macrocells: 19224
• No. Of Speed Grades: 10
• No. Of I/o's: 320
• Clock Management: DCM
• I/o Supply Voltage: 3.45V
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: HW-V4-ML405-UNI-G - EVALUATION PLATFORM VIRTEX-4
• Number Of Gates: -
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant

Virtex-4 FPGA User Guide
UG070 (v2.6) December 1, 2008
R
7.
8.
When all the desired settings are selected, choose the Finish button.
The Clocking Wizard closes and the Project Navigator window returns.
♦
♦
♦
♦
The Clocking Wizard writes the selected settings into an .XAW file.
The .XAW file appears in the Sources in Project window list.
Select the .XAW file. In the Processes for Source window, double-click on View
HDL Source or View HDL Instantiation Template. The HDL source or
instantiation template will be generated. These are read-only files for inclusion or
instantiation in a design.
To return to the Clocking Wizard, double-click on the .XAW file. The Clocking
Wizard appears with the previously selected settings. These settings can be
changed and the .XAW file updated to accommodate design changes.
Figure 2-19: Xilinx Clocking Wizard — Frequency Synthesizer
www.xilinx.com
VHDL and Verilog Templates, and the Clocking Wizard
ug_070_2_18_071504
93