IDTSTAC9753XXTAEB2XR IDT, Integrated Device Technology Inc, IDTSTAC9753XXTAEB2XR Datasheet - Page 37

• Manufacturer Part Number: IDTSTAC9753XXTAEB2XR
• Description: IC CODEC AC'97 MIC/JACK 48-QFP
• Manufacturer: IDT, Integrated Device Technology Inc
• Type: Audio Codec '97r

Specifications of IDTSTAC9753XXTAEB2XR

• Resolution (bits): 20 b
• Number Of Adcs / Dacs: 2 / 2
• Sigma Delta: Yes
• Voltage - Supply, Analog: 3.14 V ~ 3.47 V; 4.75 V ~ 5.25 V
• Voltage - Supply, Digital: 3.14 V ~ 3.47 V
• Operating Temperature: 0°C ~ 70°C
• Mounting Type: Surface Mount
• Package / Case: 48-QFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: STAC9753XXTAEB2XR

1. There are several subsections within an AC‘97 CODEC that can independently go busy/ready. It is the responsibility
IDT™
TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH HEADPHONE DRIVE, SPDIF OUTPUT MICROPHONE & JACK SENSING
STAC9752/9753
TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH HEADPHONE DRIVE, SPDIF OUTPUT MICROPHONE & JACK SENSING
of the AC’97 Controller to probe more deeply into the AC‘97 CODEC’s register file to determine which subsections
are actually ready.
5.4.1.
5.4.2.
Slot 0: TAG
Within slot 0 the first bit is a global bit (SDATA_IN slot 0, bit 15) which flags whether the AC‘97
CODEC is in the “CODEC Ready” state or not. If the “CODEC Ready” bit is a 0, this indicates that
the AC‘97 CODEC is not ready for normal operation. This condition is normal following the deasser-
tion of power-on-reset for example, while the AC‘97 CODEC’s voltage references settle. When the
AC-Link “CODEC Ready” indicator bit is a 1, it indicates that the AC-Link and AC‘97 CODEC control
and status registers are in a fully operational state. The CODEC must assert “CODEC Ready” within
400 s after it starts receiving valid SYNC pulses from the controller, to provide indication of connec-
tion to the link and Control/Status registers are available for access. The AC‘97 Controller and
related software must wait until all of the lower four bits of the Control/Status Register, 26h, are set
before attempting any register writes, or attempting to enable any audio stream, to avoid undesirable
audio artifacts.
Prior to any attempts at putting an AC‘97 CODEC into operation, the AC‘97 Controller should poll the
first bit in the AC-Link input frame (SDATA_IN slot 0, bit 15) for an indication that CODEC has gone
“CODEC Ready”. Once an AC‘97 CODEC is sampled “CODEC Ready”
tions sampled by the AC‘97 Controller indicate which of the corresponding 12 time slots are
assigned to input data streams, and whether they contain valid data.
Slot 1: Status Address Port / SLOTREQ signalling bits
5.4.2.1.
The status port is used to monitor status for the STAC9752/9753 functions including, but not limited
to, mixer settings and power management. AC-Link input frame slot 1’s stream echoes the control
register index, for historical reference, for the data to be returned in slot 2 (assuming that slots 1 and
2 had been tagged “valid” by the AC‘97 CODEC during slot 0).
The first bit (MSB) generated by AC‘97 is always stuffed with a 0. The following 7 bit positions com-
municate the associated control register address, the next 10 bits support AC‘97’s variable sample
rate signaling protocol, and the trailing 2 bit positions are stuffed with 0 by AC‘97.
5.4.2.2.
AC-Link input frame Slot #1, the Status Address Port, now delivers CODEC control register read
address and variable sample rate slot request flags for all output slots. Ten of the formerly reserved
least significant bits have been defined as data request flags for output slots 3-12.
18:12
11:2
Bit
1:0
19
Status Address Port
SLOTREQ signaling bits
Control Register Index
Description
SLOTREQ
Reserved
Reserved
Table 9. Status Address Port Bit Assignments
37
Stuffed with 0
Echo of register index for which data is being returned
See Next Section
Stuffed with 0
STAC9752/9753
Comments
1
, then the next 12 bit posi-
REV 3.3 1206