PIC16F1947-I/PT Microchip Technology Inc., PIC16F1947-I/PT Datasheet - Page 249

no-image

PIC16F1947-I/PT

Manufacturer Part Number
PIC16F1947-I/PT
Description
64 TQFP 10x10x1mm TRAY28KB Flash, 1KB RAM, 256B EEPROM, LCD, 1.8-5.5V
Manufacturer
Microchip Technology Inc.
Datasheet

Specifications of PIC16F1947-I/PT

A/d Inputs
17-Channel, 10-Bit
Comparators
3
Cpu Speed
8 MIPS
Eeprom Memory
256 Bytes
Input Output
54
Interface
CAN/I2C/SPI/UART/USART
Memory Type
Flash
Number Of Bits
8
Package Type
64-pin TQFP
Programmable Memory
28K Bytes
Ram Size
1K Bytes
Speed
32 MHz
Timers
4-8-bit, 1-16-bit
Voltage, Range
1.8-5.5 V
Lead Free Status / Rohs Status
RoHS Compliant part Electrostatic Device

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC16F1947-I/PT
Manufacturer:
XILINX
Quantity:
86
Part Number:
PIC16F1947-I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
PIC16F1947-I/PT
Manufacturer:
MICROCHI
Quantity:
20 000
Part Number:
PIC16F1947-I/PT
0
Company:
Part Number:
PIC16F1947-I/PT
Quantity:
6 400
Company:
Part Number:
PIC16F1947-I/PT
Quantity:
1 600
Company:
Part Number:
PIC16F1947-I/PT
Quantity:
1 600
24.2.3
The master can initiate the data transfer at any time
because it controls the SCKx line. The master
determines when the slave (Processor 2,
is to broadcast data by the software protocol.
In Master mode, the data is transmitted/received as
soon as the SSPxBUF register is written to. If the SPI
is only going to receive, the SDOx output could be dis-
abled (programmed as an input). The SSPxSR register
will continue to shift in the signal present on the SDIx
pin at the programmed clock rate. As each byte is
received, it will be loaded into the SSPxBUF register as
if a normal received byte (interrupts and Status bits
appropriately set).
FIGURE 24-6:
 2010 Microchip Technology Inc.
Write to
SSPxBUF
SCKx
(CKP = 0
CKE = 0)
SCKx
(CKP = 1
CKE = 0)
SCKx
(CKP = 0
CKE = 1)
SCKx
(CKP = 1
CKE = 1)
SDOx
(CKE = 0)
SDOx
(CKE = 1)
SDIx
(SMP = 0)
Input
Sample
(SMP = 0)
SDIx
(SMP = 1)
Input
Sample
(SMP = 1)
SSPxIF
SSPxSR to
SSPxBUF
SPI MASTER MODE
SPI MODE WAVEFORM (MASTER MODE)
bit 7
bit 7
bit 7
bit 7
bit 6
bit 6
Figure
bit 5
bit 5
24-5)
Preliminary
bit 4
bit 4
bit 3
bit 3
The clock polarity is selected by appropriately
programming the CKP bit of the SSPxCON1 register
and the CKE bit of the SSPxSTAT register. This then,
would give waveforms for SPI communication as
shown in
where the MSB is transmitted first. In Master mode, the
SPI clock rate (bit rate) is user programmable to be one
of the following:
• F
• F
• F
• Timer2 output/2
• Fosc/(4 * (SSPxADD + 1))
Figure 24-6
When the CKE bit is set, the SDOx data is valid before
there is a clock edge on SCKx. The change of the input
sample is shown based on the state of the SMP bit. The
time when the SSPxBUF is loaded with the received
data is shown.
OSC
OSC
OSC
PIC16F/LF1946/47
/4 (or T
/16 (or 4 * T
/64 (or 16 * T
bit 2
bit 2
Figure
shows the waveforms for Master mode.
CY
)
bit 1
bit 1
24-6,
CY
CY
)
)
Figure 24-8
bit 0
bit 0
bit 0
bit 0
DS41414B-page 249
and
4 Clock
Modes
Figure
24-9,

Related parts for PIC16F1947-I/PT