PIC16F1947-I/PT Microchip Technology Inc., PIC16F1947-I/PT Datasheet - Page 89

no-image

PIC16F1947-I/PT

Manufacturer Part Number
PIC16F1947-I/PT
Description
64 TQFP 10x10x1mm TRAY28KB Flash, 1KB RAM, 256B EEPROM, LCD, 1.8-5.5V
Manufacturer
Microchip Technology Inc.
Datasheet

Specifications of PIC16F1947-I/PT

A/d Inputs
17-Channel, 10-Bit
Comparators
3
Cpu Speed
8 MIPS
Eeprom Memory
256 Bytes
Input Output
54
Interface
CAN/I2C/SPI/UART/USART
Memory Type
Flash
Number Of Bits
8
Package Type
64-pin TQFP
Programmable Memory
28K Bytes
Ram Size
1K Bytes
Speed
32 MHz
Timers
4-8-bit, 1-16-bit
Voltage, Range
1.8-5.5 V
Lead Free Status / Rohs Status
RoHS Compliant part Electrostatic Device

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC16F1947-I/PT
Manufacturer:
XILINX
Quantity:
86
Part Number:
PIC16F1947-I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
PIC16F1947-I/PT
Manufacturer:
MICROCHI
Quantity:
20 000
Part Number:
PIC16F1947-I/PT
0
Company:
Part Number:
PIC16F1947-I/PT
Quantity:
6 400
Company:
Part Number:
PIC16F1947-I/PT
Quantity:
1 600
Company:
Part Number:
PIC16F1947-I/PT
Quantity:
1 600
7.1
Interrupts are disabled upon any device Reset. They
are enabled by setting the following bits:
• GIE bit of the INTCON register
• Interrupt Enable bit(s) for the specific interrupt
• PEIE bit of the INTCON register (if the Interrupt
The INTCON, PIR1, PIR2, PIR3 and PIR4 registers
record individual interrupts via interrupt flag bits. Inter-
rupt flag bits will be set, regardless of the status of the
GIE, PEIE and individual interrupt enable bits.
The following events happen when an interrupt event
occurs while the GIE bit is set:
• Current prefetched instruction is flushed
• GIE bit is cleared
• Current Program Counter (PC) is pushed onto the
• Critical registers are automatically saved to the
• PC is loaded with the interrupt vector 0004h
The firmware within the Interrupt Service Routine (ISR)
should determine the source of the interrupt by polling
the interrupt flag bits. The interrupt flag bits must be
cleared before exiting the ISR to avoid repeated
interrupts. Because the GIE bit is cleared, any interrupt
that occurs while executing the ISR will be recorded
through its interrupt flag, but will not cause the
processor to redirect to the interrupt vector.
The RETFIE instruction exits the ISR by popping the
previous address from the stack, restoring the saved
context from the shadow registers and setting the GIE
bit.
For additional information on a specific interrupt’s
operation, refer to its peripheral chapter.
 2010 Microchip Technology Inc.
event(s)
Enable bit of the interrupt event is contained in the
PIE1, PIE2, PIE3 and PIE4 registers)
stack
shadow registers (See
Context
Note 1: Individual interrupt flag bits are set,
2: All interrupts will be ignored while the GIE
Operation
Saving”.”)
regardless of the state of any other
enable bits.
bit is cleared. Any interrupt occurring
while the GIE bit is clear will be serviced
when the GIE bit is set again.
“Section 7.5 “Automatic
Preliminary
7.2
Interrupt latency is defined as the time from when the
interrupt event occurs to the time code execution at the
interrupt vector begins. The latency for synchronous
interrupts is 3 or 4 instruction cycles. For asynchronous
interrupts, the latency is 3 to 5 instruction cycles,
depending on when the interrupt occurs. See
and
Figure 7-4
PIC16F/LF1946/47
Interrupt Latency
for more details.
DS41414B-page 89
Figure 7-3

Related parts for PIC16F1947-I/PT