IDT82P2288BB IDT, Integrated Device Technology Inc, IDT82P2288BB Datasheet - Page 165

no-image

IDT82P2288BB

Manufacturer Part Number
IDT82P2288BB
Description
TXRX T1/J1/E1 8CHAN 256-PBGA
Manufacturer
IDT, Integrated Device Technology Inc
Type
Transceiverr
Datasheet

Specifications of IDT82P2288BB

Protocol
IEEE 1149.1
Voltage - Supply
3 V ~ 3.6 V
Mounting Type
Surface Mount
Package / Case
256-PBGA
Screening Level
Industrial
Mounting
Surface Mount
Operating Temperature (min)
-40C
Operating Temperature (max)
85C
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Drivers/receivers
-
Lead Free Status / RoHS Status
Not Compliant, Contains lead / RoHS non-compliant
Other names
82P2288BB

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IDT82P2288BB
Manufacturer:
IDT
Quantity:
6
Part Number:
IDT82P2288BB
Manufacturer:
IDT
Quantity:
917
Part Number:
IDT82P2288BB
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT82P2288BB8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT82P2288BBG
Manufacturer:
IDT
Quantity:
28
Part Number:
IDT82P2288BBG
Manufacturer:
WYC
Quantity:
3 000
Part Number:
IDT82P2288BBG
Manufacturer:
IDT Integrated Device Technolo
Quantity:
135
Part Number:
IDT82P2288BBG
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT82P2288BBG
Manufacturer:
XILINX
0
Part Number:
IDT82P2288BBG
Manufacturer:
IDT
Quantity:
20 000
Part Number:
IDT82P2288BBG8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
T1/J1 TBIF Operating Mode (043H, 143H, 243H, 343H, 443H, 543H, 643H, 743H)
MAP[1:0]:
TMODE:
T1/J1 TBIF TS Offset (044H, 144H, 244H, 344H, 444H, 544H, 644H, 744H)
TSOFF[6:0]:
start of the corresponding frame input on the TSDn/MTSDA(MTSDB) pin. The signaling bits on the TSIGn/MTSIGA(MTSIGB) pin are always per-
channel aligned with the data on the TSDn/MTSDA(MTSDB) pin.
offset can be configured from 0 to 127 channels (0 & 127 are included).
Programming Information
IDT82P2288
Bit Name
Bit Name
In Transmit Clock Slave mode and Transmit Multiplexed mode, these 2 bits select the T1/J1 to E1 format mapping schemes.
In Transmit Non-multiplexed mode, this bit selects the sub-mode.
= 0: The Transmit System Interface is operated in Transmit Clock Master mode. The timing signal for clocking the data and the framing pulse to
align the data input on the TSDn pin are provided from the processed data from the device.
= 1: The Transmit System Interface is operated in Transmit Clock Slave mode. The timing signal for clocking the data and the framing pulse to align
the data input on the TSDn pin are provided by the system side.
These bits give a binary number to define the channel offset. The channel offset is between the framing pulse on the TSFSn/MTSFS pin and the
In Non-multiplexed mode, the channel offset can be configured from 0 to 23 channels (0 & 23 are included). In Multiplexed mode, the channel
Default
Default
Bit No.
Bit No.
Type
Type
Reserved
7
7
TSOFF6
R/W
Note:
* These 2 bits can not be set to ‘00’ in the Transmit Multiplexed mode.
6
6
0
MAP[1:0]
0 0 *
0 1
1 0
1 1
TSOFF5
Reserved
R/W
5
5
0
T1/J1 Mode E1 Rate per One Filler Every Four CHs
T1/J1 Mode E1 Rate per Continuous CHs
T1/J1 To E1 Format Mapping Schemes
T1/J1 Mode E1 Rate per G.802
TSOFF4
R/W
4
4
0
165
OCTAL T1/E1/J1 LONG HAUL / SHORT HAUL TRANSCEIVER
T1/J1 Rate
TSOFF3
R/W
3
3
0
TSOFF2
MAP1
R/W
R/W
2
0
2
0
TSOFF1
MAP0
R/W
R/W
1
0
1
0
March 04, 2009
TSOFF0
TMODE
R/W
R/W
0
1
0
0

Related parts for IDT82P2288BB