T7115AMCD LSI, T7115AMCD Datasheet - Page 16

• Manufacturer Part Number: T7115AMCD
• Manufacturer: LSI

Specifications of T7115AMCD

• Package Type: PLCC
• Lead Free Status / Rohs Status: Not Compliant

Data Sheet
T7121 HDLC Interface for ISDN (HIFI-64)
April 1997
Functional Description
(continued)
Bit Masking
When in the TDM highway mode (HWYEN, R0—B7 = 1), the HIFI-64 can be programmed to mask any combina-
tion of bits in a byte. As an example, this feature is used to process 16 kbits/s D-channel data where only 2 bits in
each byte are looked at when receiving, and where only 2 bits are transmitted during an 8-bit time slot. Using this
option, the HIFI-64 is able to support effective intermediate data rates of 8, 16, 24, 32, 40, 48, and 56 kbits/s.
The receiver ignores bit positions that are masked (cleared to 0) in the receiver bit mask register (R12). The trans-
mitter outputs high impedance (3-state) during the bit times specified (cleared to 0) in the transmitter bit mask reg-
ister (R13). The user can program any combination of bits to be masked in the receiver and transmitter
independently.
Upon chip reset, the default is as follows:
1. The receiver defaults to recognize all incoming data as valid (i.e., no masking).
2. The transmitter defaults to a state where all bits are masked.
The user must unmask the bits to be transmitted. This eliminates the problem of the HIFI-64 transmitting before the
time slot has been programmed in registers 7, 9, and 10.
Figures 8 and 9 show how 16 kbits/s operation is achieved by using the bit-masking option.
16
Lucent Technologies Inc.