NAND01GR3B2CZA6E Micron Technology Inc, NAND01GR3B2CZA6E Datasheet - Page 13

no-image

NAND01GR3B2CZA6E

Manufacturer Part Number
NAND01GR3B2CZA6E
Description
Manufacturer
Micron Technology Inc
Datasheet

Specifications of NAND01GR3B2CZA6E

Cell Type
NAND
Density
1Gb
Access Time (max)
25us
Interface Type
Parallel
Boot Type
Not Required
Address Bus
8b
Operating Supply Voltage (typ)
1.8V
Operating Temp Range
-40C to 85C
Package Type
VFBGA
Program/erase Volt (typ)
1.7 to 1.95V
Sync/async
Asynchronous
Operating Temperature Classification
Industrial
Operating Supply Voltage (min)
1.7V
Operating Supply Voltage (max)
1.95V
Word Size
8b
Number Of Words
128M
Supply Current
20mA
Mounting
Surface Mount
Pin Count
63
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
NAND01GR3B2CZA6E
Manufacturer:
ST
Quantity:
104
Part Number:
NAND01GR3B2CZA6E
Manufacturer:
Numonyx
Quantity:
70
Part Number:
NAND01GR3B2CZA6E
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
NAND01GR3B2CZA6E
0
Company:
Part Number:
NAND01GR3B2CZA6E
Quantity:
23 000
NAND01G-B2C
2
2.1
Memory array organization
The memory array is made up of two NAND structures where 32 cells are connected in
series.
The memory array is organized in blocks where each block contains 64 pages. The array is
split into two areas, the main area and the spare area. The main area of the array is used to
store data whereas the spare area is typically used to store error correction codes, software
flags or bad block identification.
In x8 devices the pages are split into a 2048-byte main area and a spare area of 64 bytes. In
the x16 devices the pages are split into a 1024-word main area and a 32-word spare area.
Refer to
Bad blocks
The NAND flash 2112-byte/1056-word page devices may contain bad blocks, that is blocks
that contain one or more invalid bits whose reliability is not guaranteed. Additional bad
blocks may develop during the lifetime of the device.
The bad block Information is written prior to shipping (refer to
management
Table 4: Valid blocks
shown include both the bad blocks that are present when the device is shipped and the bad
blocks that could develop later on.
These blocks need to be managed using bad blocks management, block replacement or
error correction codes (refer to
Table 4.
Figure 6: Memory array
Density of device
Valid blocks
for more details).
1 Gbit
shows the minimum number of valid blocks in the device. The values
Section 8: Software
organization.
1004
Min
algorithms).
Section 8.1: Bad block
Memory array organization
1024
Max
13/67

Related parts for NAND01GR3B2CZA6E