NAND01GR3B2CZA6E Micron Technology Inc, NAND01GR3B2CZA6E Datasheet - Page 27

no-image

NAND01GR3B2CZA6E

Manufacturer Part Number
NAND01GR3B2CZA6E
Description
Manufacturer
Micron Technology Inc
Datasheet

Specifications of NAND01GR3B2CZA6E

Cell Type
NAND
Density
1Gb
Access Time (max)
25us
Interface Type
Parallel
Boot Type
Not Required
Address Bus
8b
Operating Supply Voltage (typ)
1.8V
Operating Temp Range
-40C to 85C
Package Type
VFBGA
Program/erase Volt (typ)
1.7 to 1.95V
Sync/async
Asynchronous
Operating Temperature Classification
Industrial
Operating Supply Voltage (min)
1.7V
Operating Supply Voltage (max)
1.95V
Word Size
8b
Number Of Words
128M
Supply Current
20mA
Mounting
Surface Mount
Pin Count
63
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
NAND01GR3B2CZA6E
Manufacturer:
ST
Quantity:
104
Part Number:
NAND01GR3B2CZA6E
Manufacturer:
Numonyx
Quantity:
70
Part Number:
NAND01GR3B2CZA6E
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
NAND01GR3B2CZA6E
0
Company:
Part Number:
NAND01GR3B2CZA6E
Quantity:
23 000
NAND01G-B2C
6.3.2
Figure 11. Page program operation
RB
I/O
Random data input in a page
During a sequential input operation, the next sequential address to be programmed can be
replaced by a random address, by issuing a Random Data Input command. The following
two steps are required to issue the command:
1.
2.
Random Data Input can be repeated as often as required in any given page.
Once the program operation has started the status register can be read using the Read
Status Register command. During program operations the status register will only flag errors
for bits set to '1' that have not been successfully programmed to '0'.
During the program operation, only the Read Status Register and Reset commands will be
accepted, all other commands will be ignored.
Once the program operation has completed the P/E/R controller bit SR6 is set to ‘1’ and the
Ready/Busy signal goes High.
The device remains in read status register mode until another valid command is written to
the command interface.
Page Program
Setup Code
one bus cycle is required to setup the Random Data Input command (see
two bus cycles are then required to input the new column address (refer to
80h
Address Inputs
Data Input
(Program Busy time)
Confirm
Code
10h
tBLBH2
Busy
Read Status Register
Device operations
70h
Table
Table
SR0
ai08659
10)
6).
27/67

Related parts for NAND01GR3B2CZA6E