CY8C5248LTI-030 Cypress Semiconductor Corp, CY8C5248LTI-030 Datasheet - Page 36

• Manufacturer Part Number: CY8C5248LTI-030
• Manufacturer: Cypress Semiconductor Corp

Specifications of CY8C5248LTI-030

• Lead Free Status / Rohs Status: Compliant

7.2.2.6 Working Registers
The datapath contains six primary working registers, which are
accessed by CPU firmware or DMA during normal operation.
Table 7-1. Working Datapath Registers
7.2.2.7 Dynamic Datapath Configuration RAM
Dynamic configuration is the ability to change the datapath
function and internal configuration on a cycle-by-cycle basis,
under sequencer control. This is implemented using the 8-word
× 16-bit configuration RAM, which stores eight unique 16-bit
wide configurations. The address input to this RAM controls the
sequence, and can be routed from any block connected to the
Document Number: 001-66236 Rev. *A
A0 and A1 Accumulators
D0 and D1 Data Registers
F0 and F1 FIFOs
Programmable
Name
Input from
Routing
(To/From Programmable Routing)
Parallel Input/Output
6
Function
Muxes
Input
These are sources and sinks for
the ALU and also sources for the
compares.
These are sources for the ALU
and sources for the compares.
These are the primary interface
to the system bus. They can be a
data source for the data registers
and accumulators or they can
capture data from the accumu-
lators or ALU. Each FIFO is four
bytes deep.
PI
PO
Description
PRELIMINARY
Figure 7-8. Datapath Top Level
PHUB System Bus
Data Registers
Accumulators
FIFOs
Mask
ALU
Shift
D1
D0
A1
A0
F1
F0
R/W Access to All
Registers
UDB routing matrix, most typically PLD logic, I/O pins, or from
the outputs of this or other datapath blocks.
ALU
The ALU performs eight general purpose functions. They are:
Independent of the ALU operation, these functions are available:
Increment
Decrement
Add
Subtract
Logical AND
Logical OR
Logical XOR
Pass, used to pass a value through the ALU to the shift register,
mask, or another UDB register
Shift left
Shift right
Nibble swap
Bitwise OR mask
PSoC
Datapath
Previous
To/From
®
D0
D1
A0
A1
5: CY8C52 Family Datasheet
Chaining
Output
Muxes
To/From
Next
Datapath
6
Output to
Programmable
Routing
Page 36 of 95