CY8C5248LTI-030 Cypress Semiconductor Corp, CY8C5248LTI-030 Datasheet - Page 87

• Manufacturer Part Number: CY8C5248LTI-030
• Manufacturer: Cypress Semiconductor Corp

Specifications of CY8C5248LTI-030

• Lead Free Status / Rohs Status: Compliant

11.9.6 Phase-Locked Loop
Table 11-65. PLL DC Specifications
Table 11-66. PLL AC Specifications
Document Number: 001-66236 Rev. *A
I
Fpllin
Fpllout
Jperiod-rms Jitter (rms)
Notes
Parameter
DD
Parameter
41. This specification is guaranteed by testing the PLL across the specified range using the IMO as the source for the PLL.
42. PLL input divider, Q, must be set so that the input frequency is divided down to the intermediate frequency range. Value for Q ranges from 1 to 16.
43. Based on device characterization (Not production tested).
PLL operating current
PLL input frequency
PLL intermediate frequency
PLL output frequency
Lock time at startup
[43]
Description
Description
[41]
[41]
[42]
PRELIMINARY
In = 3 MHz, Out = 24 MHz
Output of prescaler
Conditions
Conditions
PSoC
®
5: CY8C52 Family Datasheet
Min
Min
24
–
1
1
–
–
Typ
200
Typ
–
–
–
–
–
Max
Max
250
250
40
40
–
3
Page 87 of 95
Units
Units
MHz
MHz
MHz
µA
µs
ps