ATxmega32A4U Atmel Corporation, ATxmega32A4U Datasheet - Page 258

• Manufacturer Part Number: ATxmega32A4U
• Manufacturer: Atmel Corporation

Specifications of ATxmega32A4U

• Flash (kbytes): 32 Kbytes
• Pin Count: 44
• Max. Operating Frequency: 32 MHz
• Cpu: 8-bit AVR
• # Of Touch Channels: 16
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 34
• Ext Interrupts: 34
• Usb Transceiver: 1
• Usb Speed: Full Speed
• Usb Interface: Device
• Spi: 7
• Twi (i2c): 2
• Uart: 5
• Graphic Lcd: No
• Video Decoder: No
• Camera Interface: No
• Adc Channels: 12
• Adc Resolution (bits): 12
• Adc Speed (ksps): 2000
• Analog Comparators: 2
• Resistive Touch Screen: No
• Dac Channels: 2
• Dac Resolution (bits): 12
• Temp. Sensor: Yes
• Crypto Engine: AES/DES
• Sram (kbytes): 4
• Eeprom (bytes): 1024
• Self Program Memory: YES
• Dram Memory: No
• Nand Interface: No
• Picopower: Yes
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 1.6 to 3.6
• Operating Voltage (vcc): 1.6 to 3.6
• Fpu: No
• Mpu / Mmu: no / no
• Timers: 5
• Output Compare Channels: 16
• Input Capture Channels: 16
• Pwm Channels: 16
• 32khz Rtc: Yes
• Calibrated Rc Oscillator: Yes

20.16 Register Summary – USB Module
20.17 Register Summary – USB Endpoint
20.18 Register Summary – Frame
20.19 USB Interrupt Vector Summary
Table 20-6.
8331A–AVR–07/11
Address
Address
+0x10-0X39
Address
+0x00
+0x01
+0x0C
+0x0D
+0x00
+0x01
+0x02
+0x03
+0x04
+0x05
+0x06
+0x07
+0x08
+0x09
+0x0A
+0x0B
+0x0E
+0x0F
+0x3A
+0x3B
+0x00
+0x01
+0x02
+0x03
+0x04
+0x05
+0x06
+0x07
Offset
0x00
0x02
Name
FRAMENUMH
FRAMENUML
Name
CTRLA
CTRLB
STATUS
ADDR
FIFOWP
FIFORP
EPPTRL
EPPTRH
INTCTRLA
INTCTRLB
INFLAGSACLR
INFLAGSASET
INFLAGSBCLR
INFLAGSBSET
Reserved
Reserved
Reserved
CALL
CALH
Name
DATAPTRH
AUXDATAH
DATAPTRL
AUXDATAL
USB Interrupt vectors and their word offset addresses
STATUS
CNTH
CTRL
CNTL
TRNCOMPL_vect
BUSEVENT_vect
Source
FRAMEERR
The address to the first configuration byte is (EPPTR[15:0] + 16 * endpoint address) for OUT
endpoints and (EPPTR[15:0] + 16 * endpoint address + 8) for IN endpoints. l
STALL
The address to the frame configuration byte is (MAXEP+1)<<4. For instance with MAXEP=3, the
first address would be located at offset address 0x40.
Bit 7
AZLP
CRC
Bit 7
ENABLE
SOFIE
Bit 7
SOFIF
SOFIF
–
–
–
–
–
–
–
–
–
–
–
TYPE[1:0]
OVF/UNF
Bit 6
SUSPENDIF
SUSPENDIF
Bit 6
–
SOF, suspend, resume, bus reset bus, CRC, underflow, overflow and stall error interrupts
Interrupt Description
Transaction complete interrupt
BUSEVIE
SPEED
–
Bit 6
–
–
–
–
–
–
–
–
–
–
TRNCOMPL0
MULTIPKT
Bit 5
Bit 5
–
BUSERRIE
RESUMEIF
RESUMEIF
FIFOEN
–
Bit 5
–
–
–
–
–
–
–
–
–
–
TRNCOMPL1
PINGPONG
SETUP
Bit 4
Bit 4
STFRNUM
–
PULLRST
STALLIE
–
Bit 4
RSTIF
RSTIF
AUXDATA[15:8]
FRAMENUM[7:0]
DATAPTR[15:8]
DATAPTR[7:0]
AUXDATA[7:0]
–
–
–
–
–
–
–
CNT[7:0]
EPPTR[15:8]
EPPTR[7:0]
CAL[15:8]
CAL[7:0]
INTDSBL
Bit 3
BANK
UPRESUME
Bit 3
–
ADDR[6:0]
–
CRCIF
CRCIF
Bit 3
–
–
–
–
–
–
–
–
BUSNACK1
Atmel AVR XMEGA AU
Bit 2
STALL
–
Bit 2
RWAKEUP
FIFOWP[4:0]
FIFORP[4:0]
RESUME
UNFIF
UNFIF
Bit 2
–
–
–
–
–
–
–
MAXEP[3:0]
FRAMENUM[10:8]
BUFSIZE[2:0]
BUSNACK0
Bit 1
Bit 1
SUSPEND
GNACK
Bit 1
TRNIE
OVFIF
OVFIF
TRNIF
TRNIF
BUFSIZE[1:0]
–
–
–
CNT[9:8]
INTLVL[1:0]
TOGGLE
Bit 0
Bit 0
SETUPIE
SETUPIF
SETUPIF
BUSRST
ATTACH
STALLIF
STALLIF
Bit 0
–
–
–
Isochromous
Isochromous
Page
Page
254
255
255
255
256
256
252
253
Page
257
257
245
245
246
247
247
247
248
248
248
249
249
249
250
250
251
251
258