ATxmega32A4U Atmel Corporation, ATxmega32A4U Datasheet - Page 66

• Manufacturer Part Number: ATxmega32A4U
• Manufacturer: Atmel Corporation

Specifications of ATxmega32A4U

• Flash (kbytes): 32 Kbytes
• Pin Count: 44
• Max. Operating Frequency: 32 MHz
• Cpu: 8-bit AVR
• # Of Touch Channels: 16
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 34
• Ext Interrupts: 34
• Usb Transceiver: 1
• Usb Speed: Full Speed
• Usb Interface: Device
• Spi: 7
• Twi (i2c): 2
• Uart: 5
• Graphic Lcd: No
• Video Decoder: No
• Camera Interface: No
• Adc Channels: 12
• Adc Resolution (bits): 12
• Adc Speed (ksps): 2000
• Analog Comparators: 2
• Resistive Touch Screen: No
• Dac Channels: 2
• Dac Resolution (bits): 12
• Temp. Sensor: Yes
• Crypto Engine: AES/DES
• Sram (kbytes): 4
• Eeprom (bytes): 1024
• Self Program Memory: YES
• Dram Memory: No
• Nand Interface: No
• Picopower: Yes
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 1.6 to 3.6
• Operating Voltage (vcc): 1.6 to 3.6
• Fpu: No
• Mpu / Mmu: no / no
• Timers: 5
• Output Compare Channels: 16
• Input Capture Channels: 16
• Pwm Channels: 16
• 32khz Rtc: Yes
• Calibrated Rc Oscillator: Yes

5.14.7
5.14.8
5.14.9
8331A–AVR–07/11
REPCNT – DMA Channel Repeat Counter Register
SRCADDR0 – DMA Channel Source Address 0
SRCADDR1 – DMA Channel Source Address 1
• Bit 7:0 – TRFCNT[15:8]: DMA Channel n Block Transfer Count Register High byte
These bits hold the MSB of the 16-bit block transfer count.
The default value of this register is 0x1. If a user writes 0x0 to this register and fires a DMA trig-
ger, DMA will be doing 0xFFFF transfers.
REPCNT counts how many times a block transfer is performed. For each block transfer, this reg-
ister will be decremented.
When repeat mode is enabled (see REPEAT bit in
trol Register” on page
counter is decremented after each block transfer if the DMA has to serve a limited number of
repeated block transfers. When repeat mode is enabled, the channel is disabled when REPCNT
reaches zero and the last block transfer is completed. Unlimited repeat is achieved by setting
this register to zero.
SRCADDR0, SRCADDR1, and SRCADDR2 represent the 24-bit value SRCADDR, which is the
DMA channel source address. SRCADDR2 is the most significant byte in the register.
SRCADDR may be automatically incremented or decremented based on settings in the SRCDIR
bits in
• Bit 7:0 – SRCADDR[7:0]: DMA Channel Source Address 0
These bits hold byte 0 of the 24-bit source address.
• Bit 7:0 – SRCADDR[15:8]: DMA Channel Source Address 1
These bits hold byte 1 of the 24-bit source address.
Bit
+0x06
Read/Write
Initial Value
Bit
+0x08
Read/Write
Initial Value
Bit
+0x09
Read/Write
Initial Value
”ADDRCTRL – DMA Channel Address Control Register” on page
R/W
R/W
R/W
7
0
7
0
7
0
61), this register is used to control when the transaction is complete. The
R/W
R/W
R/W
6
0
6
0
6
0
R/W
R/W
R/W
5
0
5
0
5
0
R/W
R/W
R/W
SRCADDR[15:8]
4
0
4
0
4
0
SRCADDR[7:0]
REPCNT[7:0]
R/W
R/W
R/W
”ADDRCTRL – DMA Channel Address Con-
Atmel AVR XMEGA AU
3
0
3
0
3
0
R/W
R/W
R/W
2
0
2
0
2
0
R/W
R/W
R/W
1
0
1
0
1
0
61.
R/W
R/W
R/W
0
0
0
0
0
0
SRCADDR1
SRCADDR0
REPCNT
66