ATxmega32D4 Atmel Corporation, ATxmega32D4 Datasheet - Page 116
![no-image](/images/manufacturer_photos/0/0/79/atmel_corporation_sml.jpg)
ATxmega32D4
Manufacturer Part Number
ATxmega32D4
Description
Manufacturer
Atmel Corporation
Specifications of ATxmega32D4
Flash (kbytes)
32 Kbytes
Pin Count
44
Max. Operating Frequency
32 MHz
Cpu
8-bit AVR
# Of Touch Channels
16
Hardware Qtouch Acquisition
No
Max I/o Pins
34
Ext Interrupts
34
Usb Speed
No
Usb Interface
No
Spi
4
Twi (i2c)
2
Uart
2
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
12
Adc Resolution (bits)
12
Adc Speed (ksps)
200
Analog Comparators
2
Resistive Touch Screen
No
Temp. Sensor
Yes
Crypto Engine
No
Sram (kbytes)
4
Eeprom (bytes)
1024
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
Yes
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.6 to 3.6
Operating Voltage (vcc)
1.6 to 3.6
Fpu
No
Mpu / Mmu
no / no
Timers
4
Output Compare Channels
14
Input Capture Channels
14
Pwm Channels
14
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ATxmega32D4-AU
Manufacturer:
Atmel
Quantity:
123
Part Number:
ATxmega32D4-AU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
ATxmega32D4-CU
Manufacturer:
Maxim
Quantity:
71
Company:
Part Number:
ATxmega32D4-MH
Manufacturer:
Atmel
Quantity:
1 910
Company:
Part Number:
ATxmega32D4-MH
Manufacturer:
Atmel
Quantity:
1 704
Part Number:
ATxmega32D4-MH
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
11.14.3
11.14.4
8210B–AVR–04/10
VPCTRLB - Virtual Port-map Control Register B
CLKEVOUT - Clock and Event Out Register
• Bit 7:4 - VP3MAP: Virtual Port 3 Mapping
These bits decide which ports should be mapped to Virtual Port 3. The registers DIR, OUT, IN
and INTFLAGS will be mapped. Accessing the virtual port registers is equal to accessing the
actual port registers. See
• Bit 3:0 - VP2MAP: Virtual Port 2 Mapping
These bits decide which ports should be mapped to Virtual Port 2. The registers DIR, OUT, IN
and INTFLAGS will be mapped. Accessing the virtual port registers is equal to accessing the
actual port registers. See
Table 11-6.
Bit
+0x03
Read/Write
Initial Value
Bit
+0x04
Read/Write
Initial Value
VPnMAP[3:0]
0000
0001
0010
0011
0100
0101
0110
0111
1000
1001
1010
1011
1100
1101
1110
1111
R/W
R
7
0
7
–
0
Virtual Port mapping.
Group Configuration
PORTA
PORTB
PORTC
PORTD
PORTE
PORTF
PORTG
PORTH
PORTJ
PORTK
PORTL
PORTM
PORTN
PORTP
PORTQ
PORTR
R/W
6
–
R
0
6
0
VP3MAP[3:0]
Table 11-6
Table 11-6
R/W
R/W
5
0
5
0
EVOUT[1:0]
for configuration.
for configuration.
R/W
R/W
4
0
4
0
R/W
R/W
CLKOUTSEL[1:0]
3
0
3
0
Description
PORTA mapped to virtual Port n
PORTB mapped to virtual Port n
PORTC mapped to virtual Port n
PORTD mapped to virtual Port n
PORTE mapped to virtual Port n
PORTF mapped to virtual Port n
PORTG mapped to virtual Port n
PORTH mapped to virtual Port n
PORTJ mapped to virtual Port n
PORTK mapped to virtual Port n
PORTL mapped to virtual Port n
PORTM mapped to virtual Port n
PORTN mapped to virtual Port n
PORTP mapped to virtual Port n
PORTQ mapped to virtual Port n
PORTR mapped to virtual Port n
R/W
R/W
2
0
2
0
VP2MAP[3:0]
R/W
R/W
1
0
1
0
CLKOUT[1:0]
XMEGA D
R/W
R/W
0
0
0
0
CLKEVOUT
VPCTRLB
116