ATxmega32D4 Atmel Corporation, ATxmega32D4 Datasheet - Page 63
![no-image](/images/manufacturer_photos/0/0/79/atmel_corporation_sml.jpg)
ATxmega32D4
Manufacturer Part Number
ATxmega32D4
Description
Manufacturer
Atmel Corporation
Specifications of ATxmega32D4
Flash (kbytes)
32 Kbytes
Pin Count
44
Max. Operating Frequency
32 MHz
Cpu
8-bit AVR
# Of Touch Channels
16
Hardware Qtouch Acquisition
No
Max I/o Pins
34
Ext Interrupts
34
Usb Speed
No
Usb Interface
No
Spi
4
Twi (i2c)
2
Uart
2
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
12
Adc Resolution (bits)
12
Adc Speed (ksps)
200
Analog Comparators
2
Resistive Touch Screen
No
Temp. Sensor
Yes
Crypto Engine
No
Sram (kbytes)
4
Eeprom (bytes)
1024
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
Yes
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.6 to 3.6
Operating Voltage (vcc)
1.6 to 3.6
Fpu
No
Mpu / Mmu
no / no
Timers
4
Output Compare Channels
14
Input Capture Channels
14
Pwm Channels
14
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ATxmega32D4-AU
Manufacturer:
Atmel
Quantity:
123
Part Number:
ATxmega32D4-AU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
ATxmega32D4-CU
Manufacturer:
Maxim
Quantity:
71
Company:
Part Number:
ATxmega32D4-MH
Manufacturer:
Atmel
Quantity:
1 910
Company:
Part Number:
ATxmega32D4-MH
Manufacturer:
Atmel
Quantity:
1 704
Part Number:
ATxmega32D4-MH
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
6.9
6.9.1
6.9.2
8210B–AVR–04/10
Register Description - Clock
CTRL - System Clock Control Register
PSCTRL - System Clock Prescaler Register
• Bit 7:3 - Reserved
These bits are unused and reserved for future use. For compatibility with future devices, always
write these bits to zero when this register is written.
• Bit 2:0 - SCLKSEL[2:0]: System Clock Selection
SCLKSEL is used to select the source for the System Clock. See
selections. Changing the system clock source will take 2 clock cycles on the old clock source
and 2 clock cycles on the new clock source. These bits are protected by the Configuration
Change Protection mechanism, for details refer to
12.
SCLKSEL cannot be changed if the new source is not stable.
Table 6-1.
• Bit 7 - Reserved
This bit is reserved and will always be read as zero. For compatibility with future devices, always
write this bit to zero when this register is written.
Bit
+0x00
Read/Write
Initial Value
Bit
+0x01
Read/Write
Initial Value
SCLKSEL[2:0]
000
001
010
011
100
101
110
111
R
7
–
0
System Clock Selection
R
7
–
0
R/W
6
0
6
–
R
0
R/W
5
0
Group Configuration
R
5
–
0
RC32MHz
RC32KHz
PSADIV[4:0]
RC2MHz
XOSC
PLL
R/W
4
0
-
-
-
R
4
–
0
R/W
”Configuration Change Protection” on page
3
0
R
3
–
0
Description
External Oscillator or Clock
Phase Locked Loop
Reserved
Reserved
Reserved
2 MHz Internal RC Oscillator
32 MHz Internal RC Oscillator
32.768 kHz Internal RC Oscillator
R/W
R/W
2
0
2
0
SCLKSEL[2:0]
Table 6-1
R/W
R/W
1
0
1
0
PSBCDIV
XMEGA D
R/W
for the different
R/W
0
0
0
0
PSCTRL
CTRL
63