RM9200 Atmel Corporation, RM9200 Datasheet - Page 27

• Manufacturer Part Number: RM9200
• Manufacturer: Atmel Corporation

Specifications of RM9200

• Flash (kbytes): 0 Kbytes
• Pin Count: 256
• Max. Operating Frequency: 180 MHz
• Cpu: ARM920
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 122
• Ext Interrupts: 122
• Usb Transceiver: 3
• Usb Speed: Full Speed
• Usb Interface: Host, Device
• Spi: 1
• Twi (i2c): 1
• Uart: 5
• Ssc: 3
• Ethernet: 1
• Sd / Emmc: 1
• Graphic Lcd: No
• Video Decoder: No
• Camera Interface: No
• Resistive Touch Screen: No
• Temp. Sensor: No
• Crypto Engine: No
• Sram (kbytes): 16
• Self Program Memory: NO
• External Bus Interface: 1
• Dram Memory: sdram
• Nand Interface: Yes
• Picopower: No
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 3.3
• Fpu: No
• Mpu / Mmu: No / Yes
• Timers: 6
• Output Compare Channels: 6
• Input Capture Channels: 6
• 32khz Rtc: Yes
• Calibrated Rc Oscillator: No

ARM DDI 0180A
The size of the transfer is indicated by DMAS[1:0]. These signals become valid at
approximately the same time as the data address bus. The encoding is given below in
Table 3-4:
For coprocessor transfers, access to memory is not required, but there will be a transfer
of data between the ARM9TDMI and coprocessor using the data buses, DD[31:0] and
DDIN[31:0]. DnRW indicates the direction of the transfer and DMAS[1:0] indicates
word transfers, as all coprocessor transfers are word sized.
The DMORE signal is active during load and store multiple instructions and only ever
goes HIGH when DnMREQ is LOW. This signal effectively gives the same
information as DSEQ, but a cycle ahead. This information is provided to allow external
logic more time to decode sequential cycles.
Figure 3-3 on page 3-10 shows a load multiple of four words followed by an MCR,
followed by an aborted store. Note the following:
•
•
The DMORE signal is active in the first three cycles of the load multiple to
indicate that a sequential word will be loaded in the following cycle.
From the behavior of InMREQ during the LDM, it can be seen that an
instruction fetch takes place when the instruction enters the execute stage of the
pipeline, but that thereafter the instruction pipeline is stalled until the LDM
completes.
© Copyright ARM Limited 2000. All rights reserved.
DMAS[1:0]
00
01
10
11
Table 3-4 DMAS[1:0] encoding
Transfer size
Byte
Half word
Word
Reserved
3-9