RM9200 Atmel Corporation, RM9200 Datasheet - Page 87

• Manufacturer Part Number: RM9200
• Manufacturer: Atmel Corporation

Specifications of RM9200

• Flash (kbytes): 0 Kbytes
• Pin Count: 256
• Max. Operating Frequency: 180 MHz
• Cpu: ARM920
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 122
• Ext Interrupts: 122
• Usb Transceiver: 3
• Usb Speed: Full Speed
• Usb Interface: Host, Device
• Spi: 1
• Twi (i2c): 1
• Uart: 5
• Ssc: 3
• Ethernet: 1
• Sd / Emmc: 1
• Graphic Lcd: No
• Video Decoder: No
• Camera Interface: No
• Resistive Touch Screen: No
• Temp. Sensor: No
• Crypto Engine: No
• Sram (kbytes): 16
• Self Program Memory: NO
• External Bus Interface: 1
• Dram Memory: sdram
• Nand Interface: Yes
• Picopower: No
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 3.3
• Fpu: No
• Mpu / Mmu: No / Yes
• Timers: 6
• Output Compare Channels: 6
• Input Capture Channels: 6
• 32khz Rtc: Yes
• Calibrated Rc Oscillator: No

5.12.6
5.12.7
ARM DDI 0180A
System speed accesses
Summary of return address calculations
If a system speed access is performed during debug state, the value of the PC is
increased by five addresses. Since system speed instructions access the memory system,
it is possible for aborts to take place. If an abort occurs during a system speed memory
access, the ARM9TDMI enters abort mode before returning to debug state.
This is similar to an aborted watchpoint. However, the problem is much harder to fix
because the abort was not caused by an instruction in the main program, and the PC does
not point to the instruction that caused the abort. An abort handler usually looks at the
PC to determine the instruction that caused the abort, and hence the abort address. In
this case, the value of the PC is invalid, but the debugger will know the address of the
location that was being accessed. Thus the debugger can be written to help the abort
handler fix the memory system.
The calculation of the branch return address can be summarized as:
-(4 + N +5S)
where
branch), and
N
© Copyright ARM Limited 2000. All rights reserved.
is the number of debug speed instructions executed (including the final
S
is the number of system speed instructions executed.
5-37