AMD-762 Advanced Micro Devices, AMD-762 Datasheet - Page 29
AMD-762
Manufacturer Part Number
AMD-762
Description
System Controller
Manufacturer
Advanced Micro Devices
Datasheet
1.AMD-762.pdf
(122 pages)
- Current page: 29 of 122
- Download datasheet (2Mb)
24416C—December 2001
Southbridge with an
Integrated PCI-PCI
Bus Bridge
Arbitration Priority
Chapter 2
asserts its PCI request pin, but the Southbridge is allowed to
complete its transactions before the SBGNT# is deasserted.
A significant performance benefit of the AMD-762 system
cont rolle r is the support of a 66-MHz, 64-bit PCI bus. This
allows the system to support peripherals that consume much
higher bandwidth, but it requires a 66-MHz Southbridge and is
limited to a maximum of two additional PCI slots due to the
tight 66-MHz PCI timing.
In this configuration, an AMD-768™ peripheral bus controller
supports a 66-MHz PCI primary bus, and integrates a PCI to
PCI bridge. The secondary bus of this bridge supports a 32-bit,
33-MHz PCI bus that supports up to seven slots that can be
used for less bandwidth-intensive peripherals. In this system
configura t ion, the South br i dge connect s t o the AMD-762
system controller’s REQ[0]# and GNT[0]# request/grant pair,
and the two optional slots on the primary bus connect to the
REQ[2:1]# and GNT[2:1]# pairs. All 32-bit, 33-MHz PCI slots
are arbitrated by the Southbridge and therefore connect their
request/grant pairs to the Southbridge.
Note: Only REQ[2:0]# and GNT[2:0]# should be used when
Access p r iority r ot a t e s betwe e n t h e S o u t h b r i d g e ( w he n
connect e d t o the SBGNT# pin ) and CPU/PCI bus masters
(GNT[6:0]#) such that the following arbitration sequence could
be seen in a busy system:
1. Southbridge (SBGNT# pin only)
2. CPU
3. Southbridge (SBGNT# pin only)
4. PCI master (one of GNT[6:0]#)
5. Repeat step 1
The SBREQ#/SBGNT# pin should be used only with a legacy
Southbridge such as described in “Legacy Mode—Single PCI
Bus Southbridge” on page 16.
When there are no requests for the bus, ownership can default
to either processor through the AMD-762 system controller or
the last PCI bus master that had bus ownership. This mode is
called bus parking and is controlled by the PCI Ar bitration
Control register (Dev 0:F0, 0x84, bit 0).
operating the primary PCI Bus at 66 MHz.
Preliminary Information
Functional Operation
AMD-762™ System Controller Data Sheet
17
Related parts for AMD-762
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
AMD-751ACAMD-751-TM System Controller Revision Guide
Manufacturer:
Advanced Micro Devices
Datasheet:
Part Number:
Description:
AMD-751AMD-751-TM System Controller Revision Guide
Manufacturer:
Advanced Micro Devices
Datasheet:
Part Number:
Description:
AMD-X5-133SFZAm5X86? Microprocessor Family
Manufacturer:
Advanced Micro Devices
Datasheet:
Part Number:
Description:
Hyper Transport PCI-X Tunnel
Manufacturer:
Advanced Micro Devices
Datasheet:
Part Number:
Description:
HyperTransport I/O Hub
Manufacturer:
Advanced Micro Devices
Datasheet:
Part Number:
Description:
System Controller
Manufacturer:
Advanced Micro Devices
Datasheet:
Part Number:
Description:
AMD-K6 Processor
Manufacturer:
AMD [Advanced Micro Devices]
Datasheet:
Part Number:
Description:
AMD-K6™-2E Embedded Processor
Manufacturer:
AMD [Advanced Micro Devices]
Datasheet:
Part Number:
Description:
Manufacturer:
AMD (ADVANCED MICRO DEVICES)
Datasheet:
Part Number:
Description:
Manufacturer:
AMD (ADVANCED MICRO DEVICES)
Datasheet:
Part Number:
Description:
Peripheral Bus Controller
Manufacturer:
AMD [Advanced Micro Devices]
Datasheet: