IDT82P2284 Integrated Device Technology, Inc., IDT82P2284 Datasheet - Page 35

no-image

IDT82P2284

Manufacturer Part Number
IDT82P2284
Description
4 Channel T1/J1/E1 Transceiver
Manufacturer
Integrated Device Technology, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IDT82P2284BB
Manufacturer:
IDT
Quantity:
11
Part Number:
IDT82P2284BB
Manufacturer:
IDT
Quantity:
354
Part Number:
IDT82P2284BB
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT82P2284BB8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT82P2284BBG
Manufacturer:
SGMICRO
Quantity:
12 000
Part Number:
IDT82P2284BBG
Manufacturer:
IDT
Quantity:
1 100
Part Number:
IDT82P2284BBG
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT82P2284BBG8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
IDT82P2284
3.8.1.1.2
made up of 24 frames. Each frame consists of one overhead bit (F-bit)
and 24 8-bit channels. The F-bit in Frame (4n) (0<n<7) is for Frame
Alignment; the F-bit in Frame (2n-1) (0<n<13) is for Data Link; and the
F-bit in Frame (4n-2) (0<n<7) is for CRC checking.
Frame (4n) (0<n<7). The same pattern is a mimic pattern if it is received
in the data stream other than F-bit. The synchronization criteria of ESF
format is selected by the MIMICC bit. When the MIMICC bit is set to ‘1’,
the ESF synchronization is acquired if four consecutive Frame Align-
Table 13: The Structure of ESF
Functional Description
Frame No. In The ESF
The structure of T1/J1 ESF is illustrated in Table 13. The ESF is
The Frame Alignment Pattern is ‘001011’, which is located in
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
1
2
3
4
5
6
7
8
9
Extended Super Frame (ESF) Format
Frame Alignment
0
0
1
0
1
1
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
F-Bit Assignment
Data Link
DL
DL
DL
DL
DL
DL
DL
DL
DL
DL
DL
DL
-
-
-
-
-
-
-
-
-
-
-
-
24
ment Patterns are detected error free in the received data stream with-
out a mimic pattern. When the MIMICC bit is set to ‘0’, the ESF
synchronization is acquired if a single correct Frame Alignment Pattern
and a single correct CRC-6 based on this correct Frame Alignment Pat-
tern are found. In this case, the existence of mimic patterns is ignored. If
a mimic pattern exists during the frame searching procedure, the MIMICI
bit will be set to indicate the presence of a mimic pattern.
RMFBI bit is set at the first bit of each ESF frame.
QUAD T1/E1/J1 LONG HAUL / SHORT HAUL TRANSCEIVER
The ESF synchronization is indicated by ‘0’ in the OOFV bit. The
CRC
C1
C2
C3
C4
C5
C6
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Data Bit
1 - 8
1 - 8
1 - 8
1 - 8
1 - 8
1 - 7
1 - 8
1 - 8
1 - 8
1 - 8
1 - 8
1 - 7
1 - 8
1 - 8
1 - 8
1 - 8
1 - 8
1 - 7
1 - 8
1 - 8
1 - 8
1 - 8
1 - 8
1 - 7
The Bit In Each Channel
Signaling Bit
March 22, 2004
A (bit 8)
B (bit 8)
C (bit 8)
D (bit 8)
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-

Related parts for IDT82P2284