tda8296 NXP Semiconductors, tda8296 Datasheet - Page 26
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
tda8296
Manufacturer Part Number
tda8296
Description
Tda8296 Digital Global Standard Low If Demodulator For Analog Tv And Fm Radio
Manufacturer
NXP Semiconductors
Datasheet
1.TDA8296.pdf
(87 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TDA8296
Manufacturer:
NXP/恩智浦
Quantity:
20 000
NXP Semiconductors
Table 16.
Legend: * = default value.
[1]
[2]
Table 17.
Legend: * = default value.
TDA8296
Product data sheet
Bit
7 to 3
2
1
0
Address Register
09h
0Ah
0Bh
The DTO_PC frequency is set via register 09h to 0Bh
The DTO_PC frequency is controlled by VIF_PLL function
Symbol
PC_PLL_BW[4:0]
PLL_ON
PULL_IN
-
DTO_PC_LOW 7 to 0 DTO_PC[7:0]
DTO_PC_MID
DTO_PC_HIGH 7 to 0 DTO_PC[23:16] R/W
PC_PLL_FUNC register (address 04h) bit description
DTO_PC_LOW, DTO_PC_MID and DTO_PC_HIGH register (address 09h to 0Bh) bit description
9.3.4 Picture carrier PLL functions
9.3.5 Picture and sound carrier DTO
Bit
7 to 0 DTO_PC[15:8]
Access
R/W
R/W
R/W
R/W
Symbol
Digital global standard low IF demodulator for analog TV and FM radio
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 3 March 2011
Value
0 0001
0 0010
0 0100*
0 1000
1 0000
0
1*
0*
1
0*
Access Value
R/W
R/W
Description
picture carrier PLL loop bandwidth selection
the picture carrier PLL can be disengaged (e.g. in FM radio
standard)
PULL_IN selects the pull-in range of the picture carrier
PLL/FPLL
reserved, must be set to logic 0
9Ah*
99h*
99h*
loop bandwidth 15 kHz (not recommanded)
loop bandwidth 30 kHz
loop bandwidth 60 kHz
loop bandwidth 130 kHz
loop bandwidth 280 kHz (not recommanded)
PLL off (FM radio)
PLL on
pull-in range ±1.66 MHz
pull-in range ±830 kHz
[2]
Description
For picture processing the digital tuned oscillator
(DTO_PC) provides its oscillation signal to the
demodulator part. For demodulation the
oscillation frequency of the DTO_PC is controlled
by the VIF_PLL. Optional the DTO_PC can
operate at fixed programmed frequency. This will
be the case if PLL_ON register is set to “off”
mode. In case of VIF_PLL mode of the DTO_PC
the register value defines the nominal frequency
of AFC register
is set to “off” mode the DTO_PC register defines
the fixed oscillation frequency value of the
DTO_PC. The frequency of the DTO_PC is in
relation to the register value by following formula:
In case of standard L’ please use the following
formula:
DTO_PC
[1]
DTO_PC
=
f
-------------------------------- -
(seeTable
ADC
f
ADC
4 ⁄ f
=
–
4 ⁄
f
PC
PC
39). If PLL_ON register
×
×
TDA8296
2
-----------
f
© NXP B.V. 2011. All rights reserved.
ADC
24
4
×
.
2
24
26 of 87