tda8296 NXP Semiconductors, tda8296 Datasheet - Page 44
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
tda8296
Manufacturer Part Number
tda8296
Description
Tda8296 Digital Global Standard Low If Demodulator For Analog Tv And Fm Radio
Manufacturer
NXP Semiconductors
Datasheet
1.TDA8296.pdf
(87 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TDA8296
Manufacturer:
NXP/恩智浦
Quantity:
20 000
NXP Semiconductors
TDA8296
Product data sheet
9.3.15 ADC control
Table 47.
Legend: * = default value.
In the TDA8296 a 12-bit ADC is implemented sampling with a 54 MHz clock (27 MHz
optional).
Table 48.
Legend: * = default value.
Table 49.
Legend: * = default value.
Bit
1
0
Bit
7 to 4 -
3
2
1
0
Bit
7 to 3
2 and 1 -
Symbol Access Value
STDBY R/W
CLB
Symbol
DCIN
-
SLEEP
PD_ADC
Symbol
-
CLB_STDBY register (address 30h) bit description
ADC_CTL register (address 33h) bit description
ADC_CTL_2 register (address 34h) bit description
Digital global standard low IF demodulator for analog TV and FM radio
All information provided in this document is subject to legal disclaimers.
R/W
Access Value
R/W
R/W
R/W
R/W
R/W
Access Value
R/W
R/W
Rev. 1 — 3 March 2011
0*
1
0
1*
0010*
0*
1
1*
0*
1
0*
1
0000 0* not used
10*
Description
When STDBY is set to logic 1, the chip enters in Standby
mode, and its power consumption is reduced. The IF AGC pin
is set to high-ohmic. The default value is logic 0, which means
that the chip is active.
This signal clears the TDA8296 through the I
(software reset). To activate the reset, just write CLB = 0. This
software reset will not affect the content of the registers.
Description
reserved, must be set to logic 0010
The input signal of the ADC can be either AC coupled by
means of two capacitors or connected directly to the inputs
(DC coupled).
reserved, must be set to logic 1
When HIGH, SLEEP sets the ADC into its Sleep mode. Both
bias current and clock are switched off. In this mode, the
current consumption is reduced by a factor of 6. The
reference circuit will remain active in order to guarantee a fast
recovery from Sleep mode.
When HIGH, PD_ADC sets the ADC into its Power-down
mode. All internal currents are switched off. In this mode, the
current consumption is near zero (leakage current only).
Normal mode
Standby mode
activate soft reset
normal operation
AC coupling
DC coupling
Normal mode
ADC Sleep mode
Normal mode
ADC Power-down mode
Description
reserved, must be set to logic 10
…continued
TDA8296
© NXP B.V. 2011. All rights reserved.
2
C-bus interface
44 of 87