isp1760 NXP Semiconductors, isp1760 Datasheet - Page 53

no-image

isp1760

Manufacturer Part Number
isp1760
Description
Hi-speed Universal Serial Bus Host Controller For Embedded Applications
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
isp1760BE
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Company:
Part Number:
isp1760BE
Quantity:
31
Part Number:
isp1760BE (LF)
Manufacturer:
PHI
Quantity:
20 000
Part Number:
isp1760BEGA
Manufacturer:
LEVELONE
Quantity:
450
Part Number:
isp1760BEGA
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Part Number:
isp1760BEGA
Manufacturer:
ST
Quantity:
20 000
Part Number:
isp1760BEGE
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Part Number:
isp1760BEUM
Manufacturer:
JST
Quantity:
1 200
Part Number:
isp1760BEUM
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Part Number:
isp1760BEUM
Manufacturer:
ST-ERICSSON
Quantity:
20 000
Part Number:
isp1760ET
Manufacturer:
ST
Quantity:
8
Part Number:
isp1760ET
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Part Number:
isp1760ET
Manufacturer:
PHI-PB
Quantity:
5
Part Number:
isp1760ETUM
Manufacturer:
CSR
Quantity:
1 712
Part Number:
isp1760ETUM
Manufacturer:
ST-ERICSSON
Quantity:
20 000
Philips Semiconductors
9397 750 13257
Product data sheet
8.4.3 ISO IRQ Mask OR register (R/W: 0318h)
8.4.4 INT IRQ Mask OR register (R/W: 031Ch)
8.4.5 ATL IRQ Mask OR register (R/W: 0320h)
Table 57:
Each bit of this register corresponds to one of the 32 ISO PTDs defined, and is a
hardware IRQ mask for each PTD done map. See
see
Table 58:
Each bit of this register (see
and is a hardware IRQ mask for each PTD done map. For details, see
Table 59:
Each bit of this register corresponds to one of the 32 ATL PTDs defined, and is a
hardware IRQ mask for each PTD done map. See
see
Bit
4
3
2 to 1
0
Bit
31 to 0 ISO_IRQ_
Bit
31 to 0 INT_IRQ_
Section
Section
Symbol
MASK_OR
[31:0]
Symbol
MASK_OR
[31:0]
Interrupt Enable register: bit description
ISO IRQ Mask OR register: bit description
INT IRQ Mask OR register: bit description
7.4.
7.4.
Symbol
-
DMAEOT
INT_E
-
SOFITLINT
_E
Access Value
R/W
Access Value
R/W
Rev. 01 — 8 November 2004
Description
reserved; write logic 0
DMA EOT Interrupt Enable: Controls assertion of IRQ on the DMA
transfer completion.
0 — No IRQ will be generated after the DMA transfer is completed
1 — IRQ will be asserted because of the DMA transfer completion.
reserved; must be written with logic 0
SOT ITL Interrupt Enable: Controls the IRQ generation at every SOF
occurrence.
0 — No IRQ will be generated on an SOF occurrence
1 — IRQ will be asserted at every SOF.
Table
0000 0000h
0000 0000h
59) corresponds to one of the 32 INT PTDs defined,
Description
ISO IRQ Mask OR: Represents a direct map for
ISO PTDs 31 to 0.
0 — No OR condition defined between ISO PTDs
1 — The bits corresponding to certain PTDs are set
to logic 1 to define a certain OR condition.
Description
INT IRQ Mask OR: Represents a direct map for
INT PTDs 31 to 0.
0 — No OR condition defined between INT PTDs
31 to 0
1 — The bits corresponding to certain PTDs are
set to logic 1 to define a certain OR condition.
Embedded Hi-Speed USB host controller
…continued
Table 58
Table 60
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
for bit description. For details,
for bit description. For details,
Section
ISP1760
7.4.
53 of 105

Related parts for isp1760