at91cap7e ATMEL Corporation, at91cap7e Datasheet - Page 49

• Manufacturer Part Number: at91cap7e
• Description: Customizable Microcontroller
• Manufacturer: ATMEL Corporation

11.5
8549A–CAP–10/08
Interfacing using PIO
Table 11-3.
I/O Line
MPIO58
MPIO59
MPIO60
MPIO61
MPIO62
MPIO63
MPIO64
MPIO65
MPIO66
MPIO67
MPIO68
MPIO69
MPIO70
MPIO71
MPIO72
MPIO73
MPIO74
MPIO75
MPIO76
MPIO77
MPIO78
MPIO79
MPIO80
MPIO81
An FPGA interace can also be created using PIO’s (Programmable Input/Outputs). This ap-
proach is relatively simple, and most of the hard work is done by software. However, the
ARM processor must move the data to/from the PIO and generate all the necessary signal-
ing on PIO for the FPGA to properly handle the transfers being made.
This kind of interface is easy to implement, however in the FPGA special logic has to be im-
plemented to decode all the traffic generated by the PIO. The traffic from the standard mi-
crocontroller to the FPGA is very likely to be completely asynchronous, so the FPGA must
be able to oversample the control signals from the micro, otherwise the FPGA will miss the
time window and the data will not arrive at its final destination inside the FPGA.
MPIO Signal Assignments/Multiplexing
Single Mode
SC_D0
SC_D1
SC_D2
SC_D3
SC_A0
SC_A1
SC_A2
SC_A3
SC_START
SD_START
SZBT_C2
SZBT_C1
SZBT_D0
SZBT_D1
SZBT_D2
SZBT_D3
SZBT_A0
SZBT_A1
SZBT_A2
SZBT_A3
SZBT_START
FPIF_SCLK
FPIF_SCLK_FEEDB
K
FPIF_RESETN
Dual Mode
SD_D1
SD_A0
SD_A1
SC_C
SC_D0
SC_D1
SC_A0
SC_A1
SC_START
SD_START
AT91CAP7E
49