mc9s08qg8 Freescale Semiconductor, Inc, mc9s08qg8 Datasheet - Page 35
![no-image](/images/manufacturer_photos/0/2/263/freescale_semiconductor__inc_sml.jpg)
mc9s08qg8
Manufacturer Part Number
mc9s08qg8
Description
Hcs08 Microcontrollers
Manufacturer
Freescale Semiconductor, Inc
Datasheet
1.MC9S08QG8.pdf
(300 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
mc9s08qg84CDNE
Manufacturer:
Freescale Semiconductor
Quantity:
135
Company:
Part Number:
mc9s08qg84CDTE
Manufacturer:
Freescale Semiconductor
Quantity:
135
Part Number:
mc9s08qg8CDT
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
mc9s08qg8CDTE
Manufacturer:
ABB
Quantity:
101
Company:
Part Number:
mc9s08qg8CDTE
Manufacturer:
Freescale Semiconductor
Quantity:
41 991
Part Number:
mc9s08qg8CDTE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
mc9s08qg8CFFE
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
mc9s08qg8CPBE
Manufacturer:
CYPRESS
Quantity:
310
3.6.3
Stop1 mode is entered by executing a STOP instruction under the conditions as shown in
of the internal circuitry of the MCU is powered off in stop1, providing the lowest possible standby current.
Upon entering stop1, all I/O pins automatically transition to their default reset states.
Exit from stop1 is performed by asserting the wake-up pin (PTA5) on the MCU.
In addition, the real-time interrupt (RTI) can wake the MCU from stop1 if enabled.
Upon wake-up from stop1 mode, the MCU starts up as from a power-on reset (POR):
In addition to the above, upon waking up from stop1, the PDF bit in SPMSC2 is set. This flag is used to
direct user code to go to a stop1 recovery routine. PDF remains set until a 1 is written to PPDACK in
SPMSC2.
3.6.4
When the MCU enters any stop mode, system clocks to the internal peripheral modules are stopped. Even
in the exception case (ENBDM = 1), where clocks to the background debug logic continue to operate,
clocks to the peripheral systems are halted to reduce power consumption. Refer to
Mode,”
behavior in stop modes.
Freescale Semiconductor
•
•
•
All module control and status registers are reset
The LVD reset function is enabled and the MCU remains in the reset state if V
trip point (low trip point selected due to POR)
The CPU takes the reset vector
Section 3.6.2, “Stop2
CPU
RAM
FLASH
Parallel Port Registers
ADC
ACMP
ICS
IIC
Stop1 Mode
On-Chip Peripheral Modules in Stop Modes
PTA5/IRQ/TCLK/RESET always functions as an active-low wakeup input
when the MCU is in stop1, regardless of how the pin is configured before
entering stop1. The pullup on this pin is always disabled in stop1. This pin
must be driven or pulled high externally while in stop1 mode.
Peripheral
Mode,” and
MC9S08QG8 and MC9S08QG4 Data Sheet, Rev. 1.01
Table 3-2. Stop Mode Behavior
Section 3.6.1, “Stop3
Stop1
Off
Off
Off
Off
Off
Off
Off
Off
NOTE
Standby
Mode,” for specific information on system
Stop2
Mode
Off
Off
Off
Off
Off
Off
Off
Optionally On
Optionally On
Chapter 3 Modes of Operation
Standby
Standby
Standby
Standby
Standby
Standby
Section 3.6.3, “Stop1
Stop3
DD
is below the LVD
Table
1
2
3-1. Most
35