mc9s08qg8 Freescale Semiconductor, Inc, mc9s08qg8 Datasheet - Page 61

no-image

mc9s08qg8

Manufacturer Part Number
mc9s08qg8
Description
Hcs08 Microcontrollers
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mc9s08qg84CDNE
Manufacturer:
Freescale Semiconductor
Quantity:
135
Part Number:
mc9s08qg84CDTE
Manufacturer:
Freescale Semiconductor
Quantity:
135
Part Number:
mc9s08qg8CDT
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
mc9s08qg8CDTE
Manufacturer:
ABB
Quantity:
101
Part Number:
mc9s08qg8CDTE
Manufacturer:
Freescale Semiconductor
Quantity:
41 991
Part Number:
mc9s08qg8CDTE
Manufacturer:
FREESCALE
Quantity:
500
Part Number:
mc9s08qg8CDTE
Manufacturer:
FREESCALE
Quantity:
500
Part Number:
mc9s08qg8CDTE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
mc9s08qg8CDTER
0
Part Number:
mc9s08qg8CFFE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
mc9s08qg8CFFE
Quantity:
16
Part Number:
mc9s08qg8CFKE
Manufacturer:
FREESCALE
Quantity:
31 848
Part Number:
mc9s08qg8CFKE
Manufacturer:
FREESCALE
Quantity:
31 848
Part Number:
mc9s08qg8CPBE
Manufacturer:
CYPRESS
Quantity:
310
Part Number:
mc9s08qg8CPBE
0
The IRQ pin, when enabled, defaults to use an internal pullup device (IRQPDD = 0). If the user desires to
use an external pullup, the IRQPDD can be written to a 1 to turn off the internal device.
BIH and BIL instructions may be used to detect the level on the IRQ pin when the pin is configured to act
as the IRQ input.
5.5.2.2
The IRQMOD control bit reconfigures the detection logic so it detects edge events and pin levels. In this
edge detection mode, the IRQF status flag becomes set when an edge is detected (when the IRQ pin
changes from the deasserted to the asserted level), but the flag is continuously set (and cannot be cleared)
as long as the IRQ pin remains at the asserted level.
5.5.3
Table 5-2
bottom of the table. The high-order byte of the address for the interrupt service routine is located at the
first address in the vector address column, and the low-order byte of the address for the interrupt service
routine is located at the next higher address.
When an interrupt condition occurs, an associated flag bit becomes set. If the associated local interrupt
enable is 1, an interrupt request is sent to the CPU. Within the CPU, if the global interrupt mask (I bit in
the CCR) is 0, the CPU will finish the current instruction; stack the PCL, PCH, X, A, and CCR CPU
registers; set the I bit; and then fetch the interrupt vector for the highest priority pending interrupt.
Processing then continues in the interrupt service routine.
Freescale Semiconductor
provides a summary of all interrupt sources. Higher-priority sources are located toward the
Interrupt Vectors, Sources, and Local Masks
Edge and Level Sensitivity
This pin does not contain a clamp diode to V
above V
The voltage measured on the internally pulled up IRQ pin will not be pulled
to V
pullup should not be used to pull up components external to the MCU. The
internal gates connected to this pin are pulled all the way to V
DD
. The internal gates connected to this pin are pulled to V
DD
.
MC9S08QG8 and MC9S08QG4 Data Sheet, Rev. 1.01
NOTE
Chapter 5 Resets, Interrupts, and General System Control
DD
and should not be driven
DD
DD
. The IRQ
.
61

Related parts for mc9s08qg8