ia186es Innovasic Semiconductor Inc., ia186es Datasheet - Page 103

no-image

ia186es

Manufacturer Part Number
ia186es
Description
8-bit/16-bit Microcontrollers
Manufacturer
Innovasic Semiconductor Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ia186es-PQF100I-R-03
Manufacturer:
INNOVASIC
Quantity:
1 704
Part Number:
ia186es-PQF100I-R-03
Manufacturer:
Innovasic Semiconductor
Quantity:
10 000
Company:
Part Number:
ia186es-PQF100I-R-03
Quantity:
11
Part Number:
ia186es-PTQ100I-R-03
Manufacturer:
TOSHIBA
Quantity:
53
Part Number:
ia186es-PTQ100I-R-03
Manufacturer:
Innovasic Semiconductor
Quantity:
10 000
Part Number:
ia186esPQF100IR03
Manufacturer:
ADI/亚德诺
Quantity:
20 000
IA186ES/IA188ES
8-Bit/16-Bit Microcontrollers
5.1.48 PRIMSK (02ah) (Master and Slave Mode)
PRIority MaSK Register. This register contains a value that sets the minimum priority level that
a maskable interrupt must have to generate an interrupt. The PRIMSK register contains 0007h
on reset (see Table 69).
Table 69. Priority Mask Register
5.1.49 IMASK (028h) (Master Mode)
Interrupt MASK Register. The interrupt mask register is read/write. Setting a bit in this register
is effectively the same as setting the MSK bit in the corresponding interrupt control register.
Setting a bit to 1 masks the interrupt. The interrupt request is enabled when the corresponding
bit is set to 0. The IMASK register contains 07fdh on reset (see Table 70).
15
0
14
0
Bit [4]—TMR1 Timer1 Interrupt IN Service → Timer1 is being serviced when this bit is
set to 1.
Bit [3]—D1/I6 DMA Channel Interrupt 6 In Service → DMA channel 1 or int6 is being
serviced when this bit is set to 1.
Bit [2]—D0/I5 DMA Channel Interrupt 5 IN Service → DMA channel 0 or int5 is being
serviced when this bit is set to 1.
Bit [1]—Reserved.
Bit [0]—TMR0 Timer Interrupt In Service → Timer0 is being serviced when this bit is
set to 1.
Bits [15–3]—Reserved. Set to 0.
Bits [2–0]—PRM [2–0] Priority Field Mask → This three-bit field sets the minimum
priority necessary for a maskable interrupt to generate an interrupt. Any maskable
interrupt with a numerically higher value than that contained by these three bits, are
masked. The values of PR2–PR0 are shown above.
– Any unmasked interrupt may generate an interrupt if the priority level is set to 7.
13
0
However, by way of example, if the priority level is set to 4, only unmasked
interrupts with a priority of 0 to 5 are permitted to generate interrupts.
12
0
11
0
®
10
0
9
0
8
0
7
0
UNCONTROLLED WHEN PRINTED OR COPIED
6
0
5
0
Page 103 of 154
IA211050902-15
4
0
3
0
PRM2–PRM0
2
1
0
December 24, 2008
http://www.Innovasic.com
Customer Support:
Data Sheet
1-888-824-4184

Related parts for ia186es