ia186es Innovasic Semiconductor Inc., ia186es Datasheet - Page 150

no-image

ia186es

Manufacturer Part Number
ia186es
Description
8-bit/16-bit Microcontrollers
Manufacturer
Innovasic Semiconductor Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ia186es-PQF100I-R-03
Manufacturer:
INNOVASIC
Quantity:
1 704
Part Number:
ia186es-PQF100I-R-03
Manufacturer:
Innovasic Semiconductor
Quantity:
10 000
Company:
Part Number:
ia186es-PQF100I-R-03
Quantity:
11
Part Number:
ia186es-PTQ100I-R-03
Manufacturer:
TOSHIBA
Quantity:
53
Part Number:
ia186es-PTQ100I-R-03
Manufacturer:
Innovasic Semiconductor
Quantity:
10 000
Part Number:
ia186esPQF100IR03
Manufacturer:
ADI/亚德诺
Quantity:
20 000
IA186ES/IA188ES
8-Bit/16-Bit Microcontrollers
9.
The following errata are associated with Version 03 of the IA186ES/IA188ES. A workaround to
the identified problem has been provided where possible.
9.1
Table 92 presents a summary of errata.
Table 92. Summary of Errata
9.2
Errata No. 1
Problem:
original AMD part and the Innovasic part.
Description:
interrupt, even if the new timer interrupt is of a higher priority. The Innovasic part will interrupt
a timer interrupt with a higher-priority timer interrupt. Additionally, if a lower-priority timer
interrupt is interrupted with a higher-priority timer interrupt and another incident of the lower-
priority interrupt occurs during the processing of the higher-priority interrupt, upon execution of
the EOI, a new lower-priority interrupt will be initiated, possibly orphaning the original lower-
priority timer interrupt.
Errata
No.
1
2
3
4
5
6
7
Errata
Errata Summary
Errata Detail
There is a difference in how priority of timer interrupts are asserted between the
original AMD part and the Innovasic part.
Lock up just after reset is released.
Intermittent startup.
Timer Operation in continuous mode.
DMA interrupt will not bring device out of halt state.
Does not clear the interrupt req bit for INT0 upon entering the ISR.
There is a difference in how hardware handshaking for UARTs during a bus hold
cycle is handled between the original AMD part and the Innovasic part.
There is a difference in how priority of timer interrupts are asserted between the
In the original AMD part, timer interrupts cannot be interrupted by another timer
®
UNCONTROLLED WHEN PRINTED OR COPIED
Problem
Page 150 of 154
IA211050902-15
December 24, 2008
http://www.Innovasic.com
Customer Support:
Data Sheet
1-888-824-4184
Ver. 03
Exists
Exists
Exists
Exists
Exists
Exists
Exists

Related parts for ia186es