ia186es Innovasic Semiconductor Inc., ia186es Datasheet - Page 97

no-image

ia186es

Manufacturer Part Number
ia186es
Description
8-bit/16-bit Microcontrollers
Manufacturer
Innovasic Semiconductor Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ia186es-PQF100I-R-03
Manufacturer:
INNOVASIC
Quantity:
1 704
Part Number:
ia186es-PQF100I-R-03
Manufacturer:
Innovasic Semiconductor
Quantity:
10 000
Company:
Part Number:
ia186es-PQF100I-R-03
Quantity:
11
Part Number:
ia186es-PTQ100I-R-03
Manufacturer:
TOSHIBA
Quantity:
53
Part Number:
ia186es-PTQ100I-R-03
Manufacturer:
Innovasic Semiconductor
Quantity:
10 000
Part Number:
ia186esPQF100IR03
Manufacturer:
ADI/亚德诺
Quantity:
20 000
IA186ES/IA188ES
8-Bit/16-Bit Microcontrollers
5.1.38 TCUCON (032h) (Master Mode)
Timer Control Unit Interrupt CONtrol Register. The three timers, Timer2, Timer1, and Timer0,
have their interrupts assigned to types 08h, 12h, and 13h and are configured by this register. The
value of these registers is 000Fh at reset (see Table 59).
Table 59. Timer Control Unit Interrupt Control Register
5.1.39 T2INTCON (03ah), T1INTCON (038h), and T0INTCON (032h) (Slave Mode)
Timer INTerrupt CONtrol Register. The three timers, Timer2, Timer1, and Timer0, each have
an interrupt control register, whereas in master mode all three are masked and prioritized in one
register (TCUCON). The value of these registers is 000Fh at reset (see Table 60).
Table 60. Timer Interrupt Control Register
15
15
14
14
level-sensitive interrupt. If 0, it is a rising-edge triggered interrupt. The interrupt int0 or
int1 must remain active (high) until acknowledged.
Bit [3]—MSK Mask → The int0 or int1 signal can cause an interrupt if the MSK bit is 0.
The int0 or int1 signal cannot cause an interrupt if the MSK bit is 1. The Interrupt Mask
Register has a duplicate of this bit.
Bit [2–0]—PR [2–0] Priority → These bits define the priority of the serial port interrupt
int0 or int1 in relation to other interrupt signals. The interrupt priority is the lowest at 7
at reset. The values of PR2–PR0 are shown above.
Bits [15–4]—Reserved. Set to 0.
Bit [3]—MSK Mask → Any of the interrupt sources may cause an interrupt if the MSK
bit is 0. The interrupt sources cannot cause an interrupt if the MSK bit is 1. The Interrupt
Mask Register has a duplicate of this bit.
Bit [2–0]—PR [2–0] Priority → These bits define the priority of the serial port interrupts
in relation to other interrupt signals. The interrupt priority is the lowest at 7 upon reset.
The values of PR2–PR0 are shown above.
13
13
12
12
11
11
Reserved
Reserved
®
10
10
9
9
8
8
7
7
UNCONTROLLED WHEN PRINTED OR COPIED
6
6
5
5
Page 97 of 154
IA211050902-15
4
4
MSK
3
MSK
3
PR2
2
PR2–PR0
2
1
PR1
0
1
PR0
0
December 24, 2008
http://www.Innovasic.com
Customer Support:
Data Sheet
1-888-824-4184

Related parts for ia186es