cx25870 Conexant Systems, Inc., cx25870 Datasheet - Page 279

no-image

cx25870

Manufacturer Part Number
cx25870
Description
Video Encoder With Adaptive Flicker Filtering And Hdtv Output
Manufacturer
Conexant Systems, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
cx25870-14P
Manufacturer:
CONEXANT
Quantity:
20 000
CX25870/871
Flicker-Free Video Encoder with Ultrascale Technology
Table E-6. Register Bitmap for HDTV-Specific Registers
Table E-7. CX25870/871 Registers 0x2E & 0x32–HDTV Output Mode Bit Descriptions (1 of 2)
100381B
NOTE(S):
Address
HDTV_EN
RGB2YPRPB
RPR_SYNC_DIS
GY_SYNC_DIS
BPB_SYNC_DIS
HD_SYNC_EDGE
RASTER_SEL[1:0]
8-Bit
2E
32
Bit/Register Names
* = HDTV-specific bits
AUTO_CHK
HDTV_EN*
D7
RGB2YPRPB*
Enable HDTV Output Mode. OUT_MODE[1:0] register bits must be set to 11(VGA Mode).
0 = Enables VGA mode. DACs will output analog R, G, B with standard bilevel(–40 IRE) analog syncs.
(DEFAULT)
1 = Enables HDTV Output mode. DACs will output HDTV compatible R/G/B or component video (Y/PR/PB)
outputs. Trilevel syncs and vertical synchronizing/broad pulses will be inserted automatically if
RASTER_SEL[1:0] = nonzero.
Note: EN_SCART bit must be 0 for HDTV Output Mode to be functional.
HDTV output switching bit. This bit is only effective when HDTV_EN = 1 and IN_MODE[3:0] = an RGB Input
format.
0 = Digital RGB Input to Analog HDTV RGB Output (DEFAULT)
1 = Digital RGB Input to Analog HDTV YP
0 = Enables trilevel sync on Red or PR output. (DEFAULT)
1 = Disables trilevel sync on Red or PR output. This bit will have to be set manually for EIA-770.3 compliance.
0 = Enables trilevel sync on Green or Y output. (DEFAULT)
1 = Disables trilevel sync on Green or Y output
0 = Enables trilevel sync on Blue or PB output. (DEFAULT)
1 = Disables trilevel sync on Blue or PB output. This bit will have to be set manually for EIA-770.3 compliance.
This bit is only effective when HDTV_EN = 1 and RASTER_SEL is nonzero.
0 = Trilevel sync edges transition time is equal to 4 input clocks. (DEFAULT)
1 = Trilevel sync edges transition time is equal to 2 input clocks.
This bit is only effective when HDTV_EN = 1.
00 = Device does not generate trilevel sync automatically in HDTV output mode. Trilevel sync periods dictated
by active HSYNC* input signal (as HIGHSYNC) and active VSYNC* input signal (as LOWSYNC). (DEFAULT)
01 = Bilevel sync generation for 480P format
10 = Trilevel sync generation for 720P format
11 = Trilevel sync generation for 1080i format
D6
E.9 HDTV Output Mode Register and Bit
Definitions
DRVS[1:0]
RPR_SYNC
_DIS*
D5
Conexant
GY_SYNC_
HOLD_ADJ
SETUP_
DIS*
D4
R
Bit/Register Definition
P
B
Output
IN_MODE[3]
BPB_SYNC_
E.9 HDTV Output Mode Register and Bit Definitions
DIS*
D3
DATDLY_RE
HD_SYNC_
Appendix E HDTV Output Mode
EDGE*
D2
OFFSET_RG
RASTER_SEL[1:0]*
D1
B*
CSC_
SEL*
E-15
D0

Related parts for cx25870