h8s-2138 Renesas Electronics Corporation., h8s-2138 Datasheet - Page 402

no-image

h8s-2138

Manufacturer Part Number
h8s-2138
Description
Renesas 16-bit Single-chip Microcomputer H8s Family/h8s/2100 Series
Manufacturer
Renesas Electronics Corporation.
Datasheet
Section 13 Timer Connection [H8S/2138 Group]
Bit 5
CLOE
0
1
Bit 4
CBOE
0
1
Bits 3 to 0—Output Synchronization Signal Inversion (HOINV, VOINV, CLOINV,
CBOINV): These bits select inversion of the output phase of the horizontal synchronization signal
(HSYNCO), the vertical synchronization signal (VSYNCO), the clamp waveform (CLAMPO),
and the blank waveform (CBLANK).
Bit 3
HOINV
0
1
Bit 2
VOINV
0
1
Bit 1
CLOINV
0
1
Rev. 4.00 Jun 06, 2006 page 348 of 1004
REJ09B0301-0400
Description
The P64/FTIC/KIN4/CIN4/CLAMPO pin functions as the P64/FTIC/KIN4/CIN4 pin
The P64/FTIC/KIN4/CIN4/CLAMPO pin functions as the CLAMPO pin
Description
The P27/A15/PW15/CBLANK pin functions as the P27/A15/PW15 pin
In mode 1 (expanded mode with on-chip ROM disabled):
The P27/A15/PW15/CBLANK pin functions as the A15 pin
In modes 2 and 3 (modes with on-chip ROM enabled):
The P27/A15/PW15/CBLANK pin functions as the CBLANK pin
Description
The IHO signal is used directly as the HSYNCO output
The IHO signal is inverted before use as the HSYNCO output
Description
The IVO signal is used directly as the VSYNCO output
The IVO signal is inverted before use as the VSYNCO output
Description
The CLO signal (CL1, CL2, CL3, or CL4 signal) is used directly as the CLAMPO
output
The CLO signal (CL1, CL2, CL3, or CL4 signal) is inverted before use as the
CLAMPO output
(Initial value)
(Initial value)
(Initial value)
(Initial value)
(Initial value)

Related parts for h8s-2138