MC68HC908JK3 MOTOROLA [Motorola, Inc], MC68HC908JK3 Datasheet - Page 133
![no-image](/images/no-image-200.jpg)
MC68HC908JK3
Manufacturer Part Number
MC68HC908JK3
Description
MC68HC908JK1
Manufacturer
MOTOROLA [Motorola, Inc]
Datasheet
1.MC68HC908JK3.pdf
(210 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC908JK3CP
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
MC68HC908JK3ECDW
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
MC68HC908JK3ECDWE
Manufacturer:
INTERSIL
Quantity:
2 900
Part Number:
MC68HC908JK3ECP
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
MC68HC908JK3ECPE
Manufacturer:
ITE
Quantity:
10 000
Part Number:
MC68HC908JK3ECPE
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
MC68HC908JK3EMDWE
Manufacturer:
Freescale
Quantity:
218
Part Number:
MC68HC908JK3EMDWE
Manufacturer:
FREESCALE
Quantity:
20 000
MC68H(R)C908JL3
MOTOROLA
NOTE:
—
Rev. 1.0
MSxB — Mode Select Bit B
MSxA — Mode Select Bit A
Before changing a channel function by writing to the MSxB or MSxA bit,
set the TSTOP and TRST bits in the TIM status and control register
(TSC).
ELSxB and ELSxA — Edge/Level Select Bits
This read/write bit selects buffered output compare/PWM operation.
MSxB exists only in the TIM channel 0 status and control register.
Setting MS0B disables the channel 1 status and control register and
reverts TCH1 to general-purpose I/O.
Reset clears the MSxB bit.
When ELSxB:A
operation or unbuffered output compare/PWM operation.
See
When ELSxB:A = 00, this read/write bit selects the initial output level
of the TCHx pin. (See
When channel x is an input capture channel, these read/write bits
control the active edge-sensing logic on channel x.
When channel x is an output compare channel, ELSxB and ELSxA
control the channel x output behavior when an output compare
occurs.
When ELSxB and ELSxA are both clear, channel x is not connected
to an I/O port, and pin TCHx is available as a general-purpose I/O
pin.
ELSxB and ELSxA bits.
1 = Buffered output compare/PWM operation enabled
0 = Buffered output compare/PWM operation disabled
1 = Unbuffered output compare/PWM operation
0 = Input capture operation
1 = Initial output level low
0 = Initial output level high
Table 10-3
Table
Timer Interface Module (TIM)
10-3.
shows how ELSxB and ELSxA work. Reset clears the
00, this read/write bit selects either input capture
Table
10-3.) Reset clears the MSxA bit.
Timer Interface Module (TIM)
Technical Data
I/O Registers
133