MC68HC908JK3 MOTOROLA [Motorola, Inc], MC68HC908JK3 Datasheet - Page 68
![no-image](/images/no-image-200.jpg)
MC68HC908JK3
Manufacturer Part Number
MC68HC908JK3
Description
MC68HC908JK1
Manufacturer
MOTOROLA [Motorola, Inc]
Datasheet
1.MC68HC908JK3.pdf
(210 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC908JK3CP
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
MC68HC908JK3ECDW
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
MC68HC908JK3ECDWE
Manufacturer:
INTERSIL
Quantity:
2 900
Part Number:
MC68HC908JK3ECP
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
MC68HC908JK3ECPE
Manufacturer:
ITE
Quantity:
10 000
Part Number:
MC68HC908JK3ECPE
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
MC68HC908JK3EMDWE
Manufacturer:
Freescale
Quantity:
218
Part Number:
MC68HC908JK3EMDWE
Manufacturer:
FREESCALE
Quantity:
20 000
Central Processor Unit (CPU)
Technical Data
68
A
C
CCR Condition code register
dd
dd rr
DD
DIR
DIX+ Direct to indexed with post increment addressing mode
ee ff
EXT
ff
H
H
hh ll
I
ii
IMD
IMM
INH
IX
IX+
IX+D Indexed with post increment to direct addressing mode
IX1
IX1+
IX2
M
N
Source
Form
Accumulator
Carry/borrow bit
Direct address of operand
Direct address of operand and relative offset of branch instruction
Direct to direct addressing mode
Direct addressing mode
High and low bytes of offset in indexed, 16-bit offset addressing
Extended addressing mode
Offset byte in indexed, 8-bit offset addressing
Half-carry bit
Index register high byte
High and low bytes of operand address in extended addressing
Interrupt mask
Immediate operand byte
Immediate source to direct destination addressing mode
Immediate addressing mode
Inherent addressing mode
Indexed, no offset addressing mode
Indexed, no offset, post increment addressing mode
Indexed, 8-bit offset addressing mode
Indexed, 8-bit offset, post increment addressing mode
Indexed, 16-bit offset addressing mode
Memory location
Negative bit
Operation
Table 6-1. Instruction Set Summary
Central Processor Unit (CPU)
Description
PCL Program counter low byte
rr
SP1 Stack pointer, 8-bit offset addressing mode
X
n
opr
PC
PCH Program counter high byte
REL Relative addressing mode
rel
SP2 Stack pointer 16-bit offset addressing mode
SP
U
V
Z
&
|
( )
–( )
#
«
?
:
—
Program counter
Relative program counter offset byte
Stack pointer
Undefined
Overflow bit
Index register low byte
Zero bit
Logical AND
Logical OR
Contents of
Negation (two’s complement)
Immediate value
If
Concatenated with
Not affected
Any bit
Operand (one or two bytes)
Relative program counter offset byte
Logical EXCLUSIVE OR
Sign extend
Loaded with
Set or cleared
V H I N Z C
Effect on
CCR
MC68H(R)C908JL3
MOTOROLA
—
Rev. 1.0