MC68HC908JK3 MOTOROLA [Motorola, Inc], MC68HC908JK3 Datasheet - Page 17
![no-image](/images/no-image-200.jpg)
MC68HC908JK3
Manufacturer Part Number
MC68HC908JK3
Description
MC68HC908JK1
Manufacturer
MOTOROLA [Motorola, Inc]
Datasheet
1.MC68HC908JK3.pdf
(210 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC908JK3CP
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
MC68HC908JK3ECDW
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
MC68HC908JK3ECDWE
Manufacturer:
INTERSIL
Quantity:
2 900
Part Number:
MC68HC908JK3ECP
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
MC68HC908JK3ECPE
Manufacturer:
ITE
Quantity:
10 000
Part Number:
MC68HC908JK3ECPE
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
MC68HC908JK3EMDWE
Manufacturer:
Freescale
Quantity:
218
Part Number:
MC68HC908JK3EMDWE
Manufacturer:
FREESCALE
Quantity:
20 000
MC68H(R)C908JL3
MOTOROLA
—
Rev. 1.0
Figure
11-4 ADC Data Register (ADR) . . . . . . . . . . . . . . . . . . . . . . . . . . . 145
11-5 ADC Input Clock Register (ADICLK) . . . . . . . . . . . . . . . . . . . 145
12-1 I/O Port Register Summary. . . . . . . . . . . . . . . . . . . . . . . . . . . 148
12-2 Port A Data Register (PTA) . . . . . . . . . . . . . . . . . . . . . . . . . . 149
12-3 Data Direction Register A (DDRA) . . . . . . . . . . . . . . . . . . . . . 150
12-4 Port A I/O Circuit. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 151
12-5 Port A Input Pull-up Enable Register (PTAPUE) . . . . . . . . . . 152
12-6 Port B Data Register (PTB) . . . . . . . . . . . . . . . . . . . . . . . . . . 153
12-7 Data Direction Register B (DDRB) . . . . . . . . . . . . . . . . . . . . . 153
12-8 Port B I/O Circuit. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 154
12-9 Port D Data Register (PTD) . . . . . . . . . . . . . . . . . . . . . . . . . . 155
12-10 Data Direction Register D (DDRD) . . . . . . . . . . . . . . . . . . . . . 156
12-11 Port D I/O Circuit. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 156
12-12 Port D Control Register (PDCR) . . . . . . . . . . . . . . . . . . . . . . . 157
13-1 IRQ Module Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . 161
13-2 IRQ I/O Register Summary. . . . . . . . . . . . . . . . . . . . . . . . . . . 161
13-3 IRQ Status and Control Register (INTSCR) . . . . . . . . . . . . . . 163
13-4 Configuration Register 2 (CONFIG2) . . . . . . . . . . . . . . . . . . . 164
14-1 KBI I/O Register Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . 166
14-2 Keyboard Interrupt Block Diagram . . . . . . . . . . . . . . . . . . . . . 166
14-3 Keyboard Status and Control Register (KBSCR) . . . . . . . . . . 169
14-4 Keyboard Interrupt Enable Register (KBIER) . . . . . . . . . . . . . 170
15-1 COP Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 174
15-2 Configuration Register 1 (CONFIG1) . . . . . . . . . . . . . . . . . . . 176
15-3 COP Control Register (COPCTL) . . . . . . . . . . . . . . . . . . . . . . 177
16-1 LVI Module Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . 180
16-2 Configuration Register 2 (CONFIG2) . . . . . . . . . . . . . . . . . . . 180
16-3 Configuration Register 1 (CONFIG1) . . . . . . . . . . . . . . . . . . . 181
17-1 Break Module Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . 185
17-2 Break I/O Register Summary . . . . . . . . . . . . . . . . . . . . . . . . . 185
17-3 Break Status and Control Register (BRKSCR). . . . . . . . . . . . 187
List of Figures
Title
Technical Data
List of Figures
Page
17