MC68HC908JK3 MOTOROLA [Motorola, Inc], MC68HC908JK3 Datasheet - Page 88
![no-image](/images/no-image-200.jpg)
MC68HC908JK3
Manufacturer Part Number
MC68HC908JK3
Description
MC68HC908JK1
Manufacturer
MOTOROLA [Motorola, Inc]
Datasheet
1.MC68HC908JK3.pdf
(210 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC908JK3CP
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
MC68HC908JK3ECDW
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
MC68HC908JK3ECDWE
Manufacturer:
INTERSIL
Quantity:
2 900
Part Number:
MC68HC908JK3ECP
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
MC68HC908JK3ECPE
Manufacturer:
ITE
Quantity:
10 000
Part Number:
MC68HC908JK3ECPE
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
MC68HC908JK3EMDWE
Manufacturer:
Freescale
Quantity:
218
Part Number:
MC68HC908JK3EMDWE
Manufacturer:
FREESCALE
Quantity:
20 000
System Integration Module (SIM)
7.7 Low-Power Modes
7.7.1 Wait Mode
Technical Data
88
protected from being cleared by properly initializing the break clear flag
enable bit (BCFE) in the break flag control register (BFCR).
Protecting flags in break mode ensures that set flags will not be cleared
while in break mode. This protection allows registers to be freely read
and written during break mode without losing status flag information.
Setting the BCFE bit enables the clearing mechanisms. Once cleared in
break mode, a flag remains cleared even when break mode is exited.
Status flags with a two-step clearing mechanism — for example, a read
of one register followed by the read or write of another — are protected,
even when the first step is accomplished prior to entering break mode.
Upon leaving break mode, execution of the second step will clear the
flag as normal.
Executing the WAIT or STOP instruction puts the MCU in a low-power-
consumption mode for standby situations. The SIM holds the CPU in a
non-clocked state. The operation of each of these modes is described
below. Both STOP and WAIT clear the interrupt mask (I) in the condition
code register, allowing interrupts to occur.
In wait mode, the CPU clocks are inactive while the peripheral clocks
continue to run.
A module that is active during wait mode can wake up the CPU with an
interrupt if the interrupt is enabled. Stacking for the interrupt begins one
cycle after the WAIT instruction during which the interrupt occurred. In
wait mode, the CPU clocks are inactive. Refer to the wait mode
subsection of each module to see if the module is active or inactive in
wait mode. Some modules can be programmed to be active in wait
mode.
Wait mode can also be exited by a reset or break. A break interrupt
during wait mode sets the SIM break stop/wait bit, SBSW, in the break
System Integration Module (SIM)
Figure 7-15
shows the timing for wait mode entry.
MC68H(R)C908JL3
MOTOROLA
—
Rev. 1.0