MC68HC908JK3EMP MOTOROLA [Motorola, Inc], MC68HC908JK3EMP Datasheet - Page 169

no-image

MC68HC908JK3EMP

Manufacturer Part Number
MC68HC908JK3EMP
Description
Microcontrollers
Manufacturer
MOTOROLA [Motorola, Inc]
Datasheet
13.5 IRQ Module During Break Interrupts
13.6 IRQ Status and Control Register (INTSCR)
MC68H(R)C908JL3E/JK3E/JK1E
MOTOROLA
Address:
The system integration module (SIM) controls whether the IRQ1 latch
can be cleared during the break state. The BCFE bit in the break flag
control register (BFCR) enables software to clear the latches during the
break state.
To allow software to clear the IRQ1 latch during a break interrupt, write
a logic one to the BCFE bit. If a latch is cleared during the break state, it
remains cleared when the MCU exits the break state.
To protect the latches during the break state, write a logic zero to the
BCFE bit. With BCFE at logic zero (its default state), writing to the ACK1
bit in the IRQ status and control register during the break state has no
effect on the IRQ latch.
The IRQ status and control register (INTSCR) controls and monitors
operation of the IRQ module. The INTSCR has the following functions:
Reset:
Read:
Write:
Figure 13-3. IRQ Status and Control Register (INTSCR)
Shows the state of the IRQ1 flag
Clears the IRQ1 latch
Masks IRQ1 and interrupt request
Controls triggering sensitivity of the IRQ1 interrupt pin
Rev. 2.0
$001D
Bit 7
0
0
(See Section 7. System Integration Module
External Interrupt (IRQ)
= Unimplemented
6
0
0
5
0
0
4
0
0
IRQF1
IRQ Module During Break Interrupts
3
0
ACK1
2
0
External Interrupt (IRQ)
IMASK1
1
0
(SIM).)
Technical Data
MODE1
Bit 0
0
169

Related parts for MC68HC908JK3EMP